## FEATURES

5 kV rms isolated RS-485/RS-422 transceiver, configurable as half or full duplex
isoPower integrated isolated dc-to-dc converter $\pm 15$ kV ESD protection on RS-485 input/output pins
Complies with ANSI/TIA/EIA-485-A-98 and ISO 8482:1987(E)
Data rate: 16 Mbps (ADM2682E), 500 kbps (ADM2687E)
5 V or 3.3 V operation
Connect up to 256 nodes on one bus
Open- and short-circuit, fail-safe receiver inputs
High common-mode transient immunity: > $\mathbf{2 5} \mathbf{~ k V / \mu s}$
Thermal shutdown protection
Safety and regulatory approvals
UL recognition
5000 V rms for 1 minute per UL 1577
CSA Component Acceptance Notice \#5A (pending)
IEC 60601-1: 400 V rms (basic), 250 V rms (reinforced)
IEC 60950-1: 600 V rms (basic), 380 V rms (reinforced)
VDE Certificates of Conformity
DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12
$V_{\text {IORм }}=846 \mathrm{~V}$ peak
Operating temperature range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
16-lead wide-body SOIC with $>8 \mathbf{m m}$ creepage and clearance

## APPLICATIONS

Isolated RS-485/RS-422 interfaces
Industrial field networks
Multipoint data transmission systems

## GENERAL DESCRIPTION

The ADM2682E/ADM2687E are fully integrated 5 kV rms signal and power isolated data transceivers with $\pm 15 \mathrm{kV}$ ESD protection and are suitable for high speed communication on multipoint transmission lines. The ADM2682E/ADM2687E include an integrated 5 kV rms isolated dc-to-dc power supply that eliminates the need for an external dc-to-dc isolation block.
They are designed for balanced transmission lines and comply with ANSI/TIA/EIA-485-A-98 and ISO 8482:1987(E).

The devices integrate Analog Devices, Inc., $i$ Coupler ${ }^{\circledR}$ technology to combine a 3-channel isolator, a three-state differential line driver, a differential input receiver, and Analog Devices isoPower* dc-to-dc converter into a single package. The devices are powered by a single 5 V or 3.3 V supply, realizing a fully integrated signal and power isolated RS-485 solution.

[^0]

Figure 1.

The ADM2682E/ADM2687E drivers have an active high enable. An active low receiver enable is also provided, which causes the receiver output to enter a high impedance state when disabled.
The devices have current limiting and thermal shutdown features to protect against output short circuits and situations where bus contention may cause excessive power dissipation. The parts are fully specified over the industrial temperature range and are available in a highly integrated, 16-lead, widebody SOIC package with $>8 \mathrm{~mm}$ creepage and clearance.

The ADM2682E/ADM2687E contain isoPower technology that uses high frequency switching elements to transfer power through the transformer. Special care must be taken during printed circuit board (PCB) layout to meet emissions standards. Refer to AN-0971 Application Note, Recommendations for Control of Radiated Emissions with isoPower Devices, for details on board layout considerations.

## TABLE OF CONTENTS

Features ..... 1
Applications. ..... 1
Functional Block Diagram ..... 1
General Description ..... 1
Revision History ..... 2
Specifications .....  3
ADM2682E Timing Specifications ..... 4
ADM2687E Timing Specifications ..... 4
Package Characteristics ..... 4
Regulatory Information ..... 5
Insulation and Safety-Related Specifications ..... 5
VDE 0884-10 Insulation Characteristics. ..... 6
Absolute Maximum Ratings ..... 7
ESD Caution ..... 7
Pin Configuration and Function Descriptions .....  8
Typical Performance Characteristics .....  9
Test Circuits. ..... 14
REVISION HISTORY
11/13-Rev. A to Rev. B
Change to Features Section .....  1
Change to Table 5 ..... 5
Changes to VDE 0884-10 Insulation Characteristics Section .....  6
6/13-Rev. 0 to Rev. A
Updated UL and VDE Certification (Throughout) .....  1
Updated Outline Dimensions ..... 22
Changes to Ordering Guide ..... 22
7/11—Revision 0: Initial Version
Switching Characteristics ..... 15
Circuit Description ..... 16
Signal Isolation ..... 16
Power Isolation ..... 16
Truth Tables. ..... 16
Thermal Shutdown ..... 16
Open- and Short-Circuit, Fail-Safe Receiver Inputs ..... 16
DC Correctness and Magnetic Field Immunity ..... 16
Applications Information ..... 18
PCB Layout ..... 18
EMI Considerations ..... 18
Insulation Lifetime ..... 19
Isolated Supply Considerations ..... 19
Typical Applications ..... 20
Outline Dimensions ..... 22
Ordering Guide ..... 22

## SPECIFICATIONS

All voltages are relative to their respective ground; $3.0 \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$. All minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted. All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ unless otherwise noted.

Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADM2687E SUPPLY CURRENT <br> Data Rate $\leq 500$ kbps | ICC |  | $\begin{aligned} & 90 \\ & 72 \\ & 125 \\ & 98 \end{aligned}$ | 140 | mA <br> mA <br> mA <br> mA <br> mA | $V_{c c}=3.3 \mathrm{~V}, 100 \Omega$ load between Y and Z <br> $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}, 100 \Omega$ load between Y and Z <br> $V_{c c}=3.3 \mathrm{~V}, 54 \Omega$ load between Y and Z <br> $\mathrm{V}_{\mathrm{cC}}=5 \mathrm{~V}, 54 \Omega$ load between Y and Z <br> $120 \Omega$ load between $Y$ and $Z$ |
| ```ADM2682E SUPPLY CURRENT Data Rate = 16 Mbps Data Rate = 16 Mbps, 4.5 \leq V cc }\leq5.5\textrm{V``` | $\mathrm{I}_{\text {c }}$ |  |  | $\begin{aligned} & 175 \\ & 260 \\ & 130 \\ & 200 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ | $120 \Omega$ load between $Y$ and $Z$ <br> $54 \Omega$ load between $Y$ and $Z$ <br> $120 \Omega$ load between $Y$ and $Z$ <br> $54 \Omega$ load between $Y$ and $Z$ |
| ISOLATED SUPPLY VOLTAGE | $V_{\text {ISoout }}$ |  | 3.3 |  | V |  |
| DRIVER <br> Differential Outputs Differential Output Voltage, Loaded <br> $\Delta\left\|V_{\text {oo }}\right\|$ for Complementary Output States Common-Mode Output Voltage $\Delta \mid$ Voc $\mid$ for Complementary Output States Short-Circuit Output Current <br> Output Leakage Current (Y, Z) <br> Logic Inputs $D E, \overline{R E}, T x D$ <br> Input Threshold Low <br> Input Threshold High Input Current | \|Vod2| <br> $\left\|\mathrm{V}_{\mathrm{OD}}\right\|$ <br> $\Delta\left\|V_{\text {oo }}\right\|$ <br> Voc <br> $\Delta\left\|V_{\text {oc }}\right\|$ <br> los <br> lo <br> VII <br> $\mathrm{V}_{\mathrm{IH}}$ <br> II | 2.0 <br> 1.5 <br> 1.5 <br> $-30$ <br> $0.27 \mathrm{~V}_{\text {cc }}$ <br> $-10$ |  |  | V <br> V <br> V <br> V <br> V <br> V <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> V <br> V <br> $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=100 \Omega(\mathrm{RS}-422) \text {, see Figure } 29 \\ & \mathrm{R}_{\mathrm{L}}=54 \Omega(\mathrm{RS}-485) \text {, see Figure } 29 \\ & -7 \mathrm{~V} \leq \mathrm{V}_{\text {TEST1 }} \leq 12 \mathrm{~V} \text {, see Figure } 30 \\ & \mathrm{R}_{\mathrm{L}}=54 \Omega \text { or } 100 \Omega \text {, see Figure } 29 \\ & \mathrm{R}_{\mathrm{L}}=54 \Omega \text { or } 100 \Omega \text {, see Figure } 29 \\ & \mathrm{R}_{\mathrm{L}}=54 \Omega \text { or } 100 \Omega \text {, see Figure } 29 \\ & \mathrm{DE}=0 \mathrm{~V}, \overline{\mathrm{RE}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V} \text { or } 3.6 \mathrm{~V} \text {, } \\ & \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V} \\ & \mathrm{DE}=0 \mathrm{~V}, \overline{\mathrm{RE}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V} \text { or } 3.6 \mathrm{~V} \text {, } \\ & \mathrm{V}_{\text {IN }}=-7 \mathrm{~V} \\ & \mathrm{DE}, \overline{\mathrm{RE}}, \mathrm{TXD} \\ & \mathrm{DE}, \overline{\mathrm{RE}}, \mathrm{TXD} \\ & \mathrm{DE}, \overline{\mathrm{RE}}, \mathrm{TXD} \end{aligned}$ |
| RECEIVER <br> Differential Inputs Differential Input Threshold Voltage Input Voltage Hysteresis Input Current (A, B) <br> Line Input Resistance Logic Outputs Output Voltage Low Output Voltage High Short-Circuit Current | $\mathrm{V}_{\text {TH }}$ <br> $V_{\text {HYS }}$ <br> II <br> Rin <br> Vol <br> Voн | $\begin{aligned} & -200 \\ & -100 \\ & 96 \\ & V_{c \mathrm{cc}}-0.3 \end{aligned}$ | $\begin{aligned} & -125 \\ & 15 \\ & \\ & 0.2 \\ & V_{\text {cc }}-0.2 \end{aligned}$ | $-30$ <br> 125 <br> 0.4 <br> 100 | mV <br> mV <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mathrm{k} \Omega$ <br> V <br> V <br> mA | $\begin{aligned} & -7 \mathrm{~V}<\mathrm{V}_{\mathrm{CM}}<+12 \mathrm{~V} \\ & \mathrm{~V} \mathrm{CC}=0 \mathrm{~V} \\ & \mathrm{DE}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V} \text { or } 3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=12 \mathrm{~V} \\ & \mathrm{DE}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V} \text { or } 3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=-7 \mathrm{~V} \\ & -7 \mathrm{~V}<\mathrm{V}_{\mathrm{CM}}<+12 \mathrm{~V} \\ & \\ & \mathrm{I}_{\mathrm{O}}=1.5 \mathrm{~mA}, \mathrm{~V}_{\mathrm{A}}-\mathrm{V}_{\mathrm{B}}=-0.2 \mathrm{~V} \\ & \mathrm{l}_{\mathrm{O}}=-1.5 \mathrm{~mA}, \mathrm{~V}_{\mathrm{A}}-\mathrm{V}_{\mathrm{B}}=0.2 \mathrm{~V} \end{aligned}$ |
| COMMON-MODE TRANSIENT IMMUNITY ${ }^{1}$ |  | 25 |  |  | kV/ $/ \mathrm{s}$ | $\mathrm{V}_{\text {cm }}=1 \mathrm{kV}$, transient magnitude $=800 \mathrm{~V}$ |

[^1]
## ADM2682E TIMING SPECIFICATIONS

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
Table 2.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER |  |  |  |  |  |  |
| Maximum Data Rate |  | 16 |  |  | Mbps |  |
| Propagation Delay, Low to High | toplh |  | 63 | 100 | ns | $\mathrm{R}_{\mathrm{L}}=54 \Omega, \mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}=100 \mathrm{pF}$, see Figure 31 and Figure 35 |
| Propagation Delay, High to Low | $\mathrm{t}_{\text {DPHL }}$ |  | 64 | 100 | ns | $\mathrm{R}_{\mathrm{L}}=54 \Omega, C_{L 1}=C_{L 2}=100 \mathrm{pF}$, see Figure 31 and Figure 35 |
| Output Skew | $\mathrm{t}_{\text {skew }}$ |  | 1 | 8 | ns | $\mathrm{R}_{\mathrm{L}}=54 \Omega, C_{L 1}=C_{L 2}=100 \mathrm{pF}$, see Figure 31 and Figure 35 |
| Rise Time/Fall Time | $\mathrm{t}_{\mathrm{DR}}, \mathrm{t}_{\mathrm{DF}}$ |  |  | 15 | ns | $\mathrm{R}_{\mathrm{L}}=54 \Omega, C_{L 1}=C_{L 2}=100 \mathrm{pF}$, see Figure 31 and Figure 35 |
| Enable Time | tzL, tz ${ }_{\text {z }}$ |  |  | 120 | ns | $R_{L}=110 \Omega, C_{L}=50 \mathrm{pF}$, see Figure 32 and Figure 37 |
| Disable Time | $\mathrm{t}_{\mathrm{Lz}}, \mathrm{t}_{\mathrm{Hz}}$ |  |  | 150 | ns | $R_{L}=110 \Omega, C_{L}=50 \mathrm{pF}$, see Figure 32 and Figure 37 |
| RECEIVER |  |  |  |  |  |  |
| Propagation Delay, Low to High | $\mathrm{t}_{\text {RPL }}$ |  | 94 | 110 | ns | $C_{L}=15 \mathrm{pF}$, see Figure 33 and Figure 36 |
| Propagation Delay, High to Low | $\mathrm{t}_{\text {RPHL }}$ |  | 95 | 110 | ns | $C_{L}=15 \mathrm{pF}$, see Figure 33 and Figure 36 |
| Output Skew ${ }^{1}$ | $\mathrm{t}_{\text {skew }}$ |  | 1 | 12 | ns | $C_{L}=15 \mathrm{pF}$, see Figure 33 and Figure 36 |
| Enable Time | $\mathrm{tzL}^{\text {L }}$ t $\mathrm{z}_{\text {H }}$ |  |  | 15 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{L}=15 \mathrm{pF}$, see Figure 34 and Figure 38 |
| Disable Time | $\mathrm{t}_{\mathrm{Lz},} \mathrm{t}_{\mathrm{Hz}}$ |  |  | 15 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{L}=15 \mathrm{pF}$, see Figure 34 and Figure 38 |

${ }^{1}$ Guaranteed by design.

## ADM2687E TIMING SPECIFICATIONS

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
Table 3.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER |  |  |  |  |  |  |
| Maximum Data Rate |  | 500 |  |  | kbps |  |
| Propagation Delay, Low to High | $t_{\text {DPLH }}$ | 250 | 503 | 700 | ns | $\mathrm{R}_{\mathrm{L}}=54 \Omega, \mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}=100 \mathrm{pF}$, see Figure 31 and Figure 35 |
| Propagation Delay, High to Low | $\mathrm{t}_{\text {DPHL }}$ | 250 | 510 | 700 | ns | $\mathrm{R}_{\mathrm{L}}=54 \Omega, \mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}=100 \mathrm{pF}$, see Figure 31 and Figure 35 |
| Output Skew | $\mathrm{t}_{\text {skew }}$ |  | 7 | 100 | ns | $\mathrm{R}_{\mathrm{L}}=54 \Omega, \mathrm{C}_{L_{1}}=\mathrm{C}_{L 2}=100 \mathrm{pF}$, see Figure 31 and Figure 35 |
| Rise Time/Fall Time | $\mathrm{t}_{\mathrm{DR}}, \mathrm{t}_{\text {DF }}$ | 200 |  | 1100 | ns | $\mathrm{RL}_{\mathrm{L}}=54 \Omega, \mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}=100 \mathrm{pF}$, see Figure 31 and Figure 35 |
| Enable Time | $\mathrm{t}_{\mathrm{zL}}, \mathrm{t}_{\mathrm{zH}}$ |  |  | 2.5 | $\mu \mathrm{s}$ | $R_{L}=110 \Omega, C_{L}=50 \mathrm{pF}$, see Figure 32 and Figure 37 |
| Disable Time | $\mathrm{t}_{\mathrm{Lz}}, \mathrm{t}_{\mathrm{Hz}}$ |  |  | 200 | ns | $R_{L}=110 \Omega, C_{L}=50 \mathrm{pF}$, see Figure 32 and Figure 37 |
| RECEIVER |  |  |  |  |  |  |
| Propagation Delay, Low to High | $\mathrm{t}_{\text {RPL }}$ |  | 91 | 200 | ns | $C_{L}=15 \mathrm{pF}$, see Figure 33 and Figure 36 |
| Propagation Delay, High to Low | $\mathrm{t}_{\text {RPHL }}$ |  | 95 | 200 | ns | $C_{L}=15 \mathrm{pF}$, see Figure 33 and Figure 36 |
| Output Skew | $\mathrm{t}_{\text {skew }}$ |  | 4 | 30 | ns | $C_{L}=15 \mathrm{pF}$, see Figure 33 and Figure 36 |
| Enable Time | $\mathrm{t}_{\mathrm{zL}}, \mathrm{t}_{\mathrm{zH}}$ |  |  | 15 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{L}=15 \mathrm{pF}$, see Figure 34 and Figure 38 |
| Disable Time | tiz, thz |  |  | 15 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{L}=15 \mathrm{pF}$, see Figure 34 and Figure 38 |

## PACKAGE CHARACTERISTICS

Table 4.

| Parameter | Symbol | Min | Typ $\quad$ Max | Unit | Test Conditions/Comments |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Resistance (Input-to-Output) $^{1}$ | $\mathrm{R}_{1-\mathrm{o}}$ | $10^{12}$ | $\Omega$ |  |  |
| Capacitance (Input-to-Output) $^{1}$ | $\mathrm{C}_{1-\mathrm{o}}$ | 3 | pF | $\mathrm{f}=1 \mathrm{MHz}$ |  |
| Input Capacitance $^{2}$ | $\mathrm{C}_{\mathrm{l}}$ | 4 | pF |  |  |

[^2]
## REGULATORY INFORMATION

Table 5. ADM2682E/ADM2687E Approvals

| Organization | Approval Type |
| :---: | :---: |
| UL | To be recognized under the UL 1577 Component Recognition Program of Underwriters Laboratories, Inc. Single protection, 5000 V rms isolation voltage. <br> In accordance with UL 1577, each ADM2682E/ADM2687E is proof tested by applying an insulation test voltage $\geq 6000 \mathrm{~V}$ rms for 1 second. |
| CSA (Pending) | To be approved under CSA Component Acceptance Notice \#5A. <br> Reinforced insulation per IEC 60601-1, 250 V rms ( 353 V peak) maximum working voltage. <br> Basic insulation per IEC $60601-1,400 \mathrm{~V}$ rms ( 566 V peak) maximum working voltage. <br> Reinforced insulation per CSA 60950-1-07 and IEC 60950-1, 380 V rms ( 537 V peak) maximum working voltage. <br> Basic insulation per CSA 60950-1-07 and IEC 60950-1, 600 V rms ( 848 V peak) maximum working voltage. |
| VDE | Certified according to DIN V VDE V 0884-10 (VDE 0884-10): 2006-12. <br> In accordance with DIN EN 60747-5-2, each ADM2682E/ADM2687E is proof tested by applying an insulation test voltage $\geq 1590$ V peak for 1 second. |

INSULATION AND SAFETY-RELATED SPECIFICATIONS
Table 6.

| Parameter | Symbol | Value | Unit | Test Conditions/Comments |
| :--- | :--- | :--- | :--- | :--- |
| Rated Dielectric Insulation Voltage | L(IO1) | 5000 | $>8.0$ | Vms |
| Minimum External Air Gap (Clearance) | L(IO2) | $>8.0$ | mm | 1-minute duration <br> Measured from input terminals to output terminals, <br> shortest distance through air <br> Measured from input terminals to output terminals, <br> shortest distance along body |
| Minimum External Tracking (Creepage) |  | 0.017 min | mm | Insulation distance through insulation <br> DIN IEC 112/VDE 0303-1 |
| Minimum Internal Gap (Internal Clearance) <br> Tracking Resistance (Comparative Tracking Index) <br> Isolation Group | CTI | $>175$ | V | Material Group (DIN VDE 0110:1989-01, Table 1) |

## ADM2682E/ADM2687E

## VDE 0884-10 INSULATION CHARACTERISTICS

This isolator is suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data must be ensured by means of protective circuits.

Table 7.

| Description | Test Conditions/Comments | Symbol | Characteristic | Unit |
| :---: | :---: | :---: | :---: | :---: |
| CLASSIFICATIONS <br> Installation Classification per DIN VDE 0110 for Rated Mains Voltage $\leq 300 \mathrm{~V} \mathrm{rms}$ $\leq 450 \mathrm{~V} \text { rms }$ $\leq 600 \mathrm{~V} \mathrm{rms}$ <br> Climatic Classification <br> Pollution Degree | Table 1 of DIN VDE 0110 |  | I to IV <br> I to III <br> I to \|| <br> 40/85/21 <br> 2 |  |
| VOLTAGE <br> Maximum Working Insulation Voltage Input-to-Output Test Voltage <br> Method b1 <br> Method a <br> After Environmental Tests, Subgroup 1 <br> After Input and/or Safety Test, Subgroup 2/Subgroup 3 <br> Highest Allowable Overvoltage | $\mathrm{V}_{\text {IORM }} \times 1.875=\mathrm{V}_{\text {PR, }}, 100 \%$ production tested, $\mathrm{t}_{\mathrm{m}}=1 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ <br> $\mathrm{V}_{\text {IORM }} \times 1.6=\mathrm{V}_{\text {PR }}, \mathrm{t}_{\mathrm{m}}=60 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ <br> $\mathrm{V}_{\text {IORM }} \times 1.2=\mathrm{V}_{\text {PR, }} \mathrm{t}_{\mathrm{m}}=60 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ <br> Transient overvoltage, $\mathrm{t}_{\mathrm{TR}}=10 \mathrm{sec}$ | Viorm <br> $V_{P R}$ $V_{\text {TR }}$ | $\begin{aligned} & 846 \\ & 1590 \\ & \\ & 1375 \\ & 1018 \\ & 6000 \end{aligned}$ | V peak <br> V peak <br> $\checkmark$ peak <br> V peak <br> V peak |
| SAFETY-LIMITING VALUES <br> Case Temperature <br> Input Current <br> Output Current Insulation Resistance at $\mathrm{T}_{\mathrm{s}}$ | Maximum value allowed in the event of a failure $V_{10}=500 \mathrm{~V}$ | Ts <br> Is, Input <br> Is, output <br> Rs | $\begin{aligned} & 150 \\ & 265 \\ & 335 \\ & >10^{9} \end{aligned}$ | ${ }^{\circ} \mathrm{C}$ <br> mA <br> mA <br> $\Omega$ |

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted. All voltages are relative to their respective ground.

Table 8.

| Parameter | Rating |
| :---: | :---: |
| $\mathrm{V}_{\text {cc }}$ | -0.5 V to +7 V |
| Digital Input Voltage ( $\mathrm{DE}, \overline{\mathrm{RE}}, \mathrm{TxD}$ ) | -0.5 V to $\mathrm{V} \mathrm{DD}+0.5 \mathrm{~V}$ |
| Digital Output Voltage (RxD) | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Driver Output/Receiver Input Voltage | -9 V to +14 V |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| ESD (Human Body Model) on $A, B, Y$, and $Z$ pins | $\pm 15 \mathrm{kV}$ |
| ESD (Human Body Model) on Other Pins | $\pm 2 \mathrm{kV}$ |
| Thermal Resistance $\theta_{\text {JA }}$ | $52^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead Temperature |  |
| Soldering (10 sec) | $260^{\circ} \mathrm{C}$ |
| Vapor Phase (60 sec) | $215^{\circ} \mathrm{C}$ |
| Infrared (15 sec) | $220^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 9. Maximum Continuous Working Voltage ${ }^{1}$
$\left.\begin{array}{l|l|l|l}\hline \text { Parameter } & \text { Max } & \text { Unit } & \text { Reference Standard } \\ \hline \text { AC Voltage } & & \text { V peak } & \text { All certifications, } \\ \text { Bipolar Waveform } & 424 & \text { V0-year minimum } \\ \text { lifetime }\end{array}\right\}$

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration

Table 10. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | $\mathrm{GND}_{1}$ | Ground, Logic Side. |
| 2 | $V_{\text {cc }}$ | Logic Side Power Supply. It is recommended that a $0.1 \mu \mathrm{~F}$ and a $0.01 \mu \mathrm{~F}$ decoupling capacitor be fitted between Pin 2 and Pin 1. |
| 3 | RxD | Receiver Output Data. This output is high when $(A-B) \geq-30 \mathrm{mV}$ and low when $(A-B) \leq-200 \mathrm{mV}$. The output is tristated when the receiver is disabled, that is, when $\overline{R E}$ is driven high. |
| 4 | $\overline{\mathrm{RE}}$ | Receiver Enable Input. This is an active-low input. Driving this input low enables the receiver, while driving it high disables the receiver. |
| 5 | DE | Driver Enable Input. Driving this input high enables the driver, while driving it low disables the driver. |
| 6 | TxD | Driver Input. Data to be transmitted by the driver is applied to this input. |
| 7 | Vcc | Logic Side Power Supply. It is recommended that a $0.1 \mu \mathrm{~F}$ and a $10 \mu \mathrm{~F}$ decoupling capacitor be fitted between Pin 7 and Pin 8. |
| 8 | $\mathrm{GND}_{1}$ | Ground, Logic Side. |
| 9 | $\mathrm{GND}_{2}$ | Ground, Bus Side. |
| 10 | $V_{\text {Isoout }}$ | Isolated Power Supply Output. This pin must be connected externally to $\mathrm{V}_{\text {Isoin. }}$. It is recommended that a reservoir capacitor of $10 \mu \mathrm{~F}$ and a decoupling capacitor of $0.1 \mu \mathrm{~F}$ be fitted between Pin 10 and Pin 9. |
| 11 | Y | Driver Noninverting Output |
| 12 | Z | Driver Inverting Output |
| 13 | B | Receiver Inverting Input. |
| 14 | A | Receiver Noninverting Input. |
| 15 | $V_{\text {ISOIN }}$ | Isolated Power Supply Input. This pin must be connected externally to $\mathrm{V}_{\text {Isoout. It }}$ is recommended that a $0.1 \mu \mathrm{~F}$ and a $0.01 \mu \mathrm{~F}$ decoupling capacitor be fitted between Pin 15 and Pin 16. |
| 16 | $\mathrm{GND}_{2}$ | Ground, Bus Side. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 3. ADM2682E Supply Current (Icc) vs. Temperature (Data Rate $=16 \mathrm{Mbps}, D E=3.3 \mathrm{~V}, V_{c c}=3.3 \mathrm{~V}$ )


Figure 4. ADM2682E Supply Current (Icc) vs. Temperature (Data Rate $=16 \mathrm{Mbps}, D E=5 \mathrm{~V}, \mathrm{~V} c \mathrm{Cc}=5 \mathrm{~V}$ )


Figure 5. ADM2682E Supply Current (Icc) vs. Data Rate $\left(T_{A}=25^{\circ} \mathrm{C}, D E=3.3 \mathrm{~V}, V_{C C}=3.3 \mathrm{~V}\right)$


Figure 6. ADM2682E Supply Current (Icc) vs. Data Rate $\left(T_{A}=25^{\circ} \mathrm{C}, D E=5 \mathrm{~V}, V_{C C}=5 \mathrm{~V}\right)$


Figure 7. ADM2687E Supply Current (Icc) vs. Temperature (Data Rate $=500 \mathrm{kbps}, D E=5 \mathrm{~V}, \mathrm{Vcc}=5 \mathrm{~V})$


Figure 8. ADM2687E Supply Current (Icc) vs. Temperature
(Data Rate $=500 \mathrm{kbps}, D E=3.3 \mathrm{~V}, \mathrm{~V}$ cc $=3.3 \mathrm{~V}$ )


Figure 9. ADM2687E Supply Current (Icc) vs. Data Rate
$\left(T_{A}=25^{\circ} \mathrm{C}, D E=3.3 \mathrm{~V}, V_{C C}=3.3 \mathrm{~V}\right.$ )


Figure 10. ADM2687E Supply Current (IIcc) vs. Data Rate $\left(T_{A}=25^{\circ} \mathrm{C}, D E=5 \mathrm{~V}, \mathrm{~V}_{C C}=5 \mathrm{~V}\right)$


Figure 11. ADM2682E Differential Driver Propagation Delay vs. Temperature


Figure 12. ADM2687E Differential Driver Propagation Delay vs. Temperature


Figure 13. ADM2682E Driver Propagation Delay


Figure 14. ADM2687E Driver Propagation Delay


Figure 15. Receiver Output Current vs. Receiver Output High Voltage


Figure 16. Receiver Output Current vs. Receiver Output Low Voltage


Figure 17. Receiver Output High Voltage vs. Temperature


Figure 18. Receiver Output Low Voltage vs. Temperature


Figure 19. ADM2682E Receiver Propagation Delay


Figure 20. ADM2687E Receiver Propagation Delay


Figure 21. ADM2682E Receiver Propagation Delay vs. Temperature


Figure 22. ADM2687E Receiver Propagation Delay vs. Temperature


Figure 23. ADM2682E Isolated Supply Voltage vs. Temperature ( $V_{c c}=3.3 \mathrm{~V}$, Data Rate $=16 \mathrm{Mbps}$ )


Figure 24. ADM2682E Isolated Supply Voltage vs. Temperature ( $V_{c c}=5 \mathrm{~V}$, Data Rate $=16 \mathrm{Mbps}$ )


Figure 25. ADM2687E Isolated Supply Voltage vs. Temperature $\left(V_{c c}=3.3\right.$ V, Data Rate $\left.=500 \mathrm{kbps}\right)$


Figure 26. ADM2687E Isolated Supply Voltage vs. Temperature (Vcc $=5$ V, Data Rate $=500 \mathrm{kbps})$


Figure 27. ADM2682E Isolated Supply Current vs. Temperature $\left(V_{c c}=3.3 \mathrm{~V}\right.$, Data Rate $\left.=16 \mathrm{Mbps}\right)$


Figure 28. ADM2687E Isolated Supply Current vs. Temperature $\left(V_{c c}=3.3 \mathrm{~V}\right.$, Data Rate $\left.=500 \mathrm{kbps}\right)$

## TEST CIRCUITS



Figure 29. Driver Voltage Measurement


Figure 30. Driver Voltage Measurement over Common Mode


Figure 31. Driver Propagation Delay


Figure 32. Driver Enable/Disable


Figure 33. Receiver Propagation Delay


Figure 34. Receiver Enable/Disable

## Data Sheet

## SWITCHING CHARACTERISTICS



Figure 35. Driver Propagation Delay, Rise/Fall Timing


Figure 36. Receiver Propagation Delay


Figure 37. Driver Enable/Disable Timing


Figure 38. Receiver Enable/Disable Timing

## CIRCUIT DESCRIPTION

## SIGNAL ISOLATION

The ADM2682E/ADM2687E signal isolation of 5 kV rms is implemented on the logic side of the interface. The part achieves signal isolation by having a digital isolation section and a transceiver section (see Figure 1). Data applied to the TxD and DE pins and referenced to logic ground $\left(\mathrm{GND}_{1}\right)$ are coupled across an isolation barrier to appear at the transceiver section referenced to isolated ground $\left(\mathrm{GND}_{2}\right)$. Similarly, the single-ended receiver output signal, referenced to isolated ground in the transceiver section, is coupled across the isolation barrier to appear at the RxD pin referenced to logic ground.

## POWER ISOLATION

The ADM2682E/ADM2687E power isolation of 5 kV rms is implemented using an isoPower integrated isolated dc-to-dc converter. The dc-to-dc converter section of the ADM2682E/ ADM2687E works on principles that are common to most modern power supplies. It is a secondary side controller architecture with isolated pulse-width modulation (PWM) feedback. VCC power is supplied to an oscillating circuit that switches current into a chip-scale air core transformer. Power transferred to the secondary side is rectified and regulated to 3.3 V. The secondary ( $\mathrm{V}_{\mathrm{ISO}}$ ) side controller regulates the output by creating a PWM control signal that is sent to the primary ( $\mathrm{V}_{\mathrm{CC}}$ ) side by a dedicated iCoupler ( 5 kV rms signal isolated) data channel. The PWM modulates the oscillator circuit to control the power being sent to the secondary side. Feedback allows for significantly higher power and efficiency.

## TRUTH TABLES

The truth tables in this section use the abbreviations found in Table 11.

Table 11. Truth Table Abbreviations

| Letter | Description |
| :--- | :--- |
| H | High level |
| L | Low level |
| X | Don't care |
| I | Indeterminate |
| Z | High impedance (off) |
| NC | Disconnected |

Table 12. Transmitting (see Table 11 for Abbreviations)

| Inputs |  | Outputs |  |
| :--- | :--- | :--- | :--- |
| DE | TxD | Y | Z |
| H | H | H | L |
| H | L | L | H |
| L | X | Z | Z |
| X | X | Z | Z |

Table 13. Receiving (see Table 11 for Abbreviations)

| Inputs |  | Output |
| :--- | :--- | :--- |
| A - B | $\overline{\mathbf{R E}}$ | RxD |
| $\geq-0.03 \mathrm{~V}$ | L or NC | H |
| $\leq-0.2 \mathrm{~V}$ | L or NC | L |
| $-0.2 \mathrm{~V}<\mathrm{A}-\mathrm{B}<-0.03 \mathrm{~V}$ | L or NC | I |
| Inputs open | L or NC | H |
| X | H | Z |

## THERMAL SHUTDOWN

The ADM2682E/ADM2687E contain thermal shutdown circuitry that protects the parts from excessive power dissipation during fault conditions. Shorting the driver outputs to a low impedance source can result in high driver currents. The thermal sensing circuitry detects the increase in die temperature under this condition and disables the driver outputs. This circuitry is designed to disable the driver outputs when a die temperature of $150^{\circ} \mathrm{C}$ is reached. As the device cools, the drivers are reenabled at a temperature of $140^{\circ} \mathrm{C}$.

## OPEN- AND SHORT-CIRCUIT, FAIL-SAFE RECEIVER INPUTS

The receiver inputs have open- and short-circuit, fail-safe features that ensure that the receiver output is high when the inputs are open or shorted. During line-idle conditions, when no driver on the bus is enabled, the voltage across a terminating resistance at the receiver input decays to 0 V . With traditional transceivers, receiver input thresholds specified between -200 mV and +200 mV mean that external bias resistors are required on the $A$ and $B$ pins to ensure that the receiver outputs are in a known state. The short-circuit, fail-safe receiver input feature eliminates the need for bias resistors by specifying the receiver input threshold between -30 mV and -200 mV . The guaranteed negative threshold means that when the voltage between $A$ and $B$ decays to 0 V , the receiver output is guaranteed to be high.

## DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

The digital signals transmit across the isolation barrier using $i$ Coupler technology. This technique uses chip-scale transformer windings to couple the digital signals magnetically from one side of the barrier to the other. Digital inputs are encoded into waveforms that are capable of exciting the primary transformer winding. At the secondary winding, the induced waveforms are decoded into the binary value that was originally transmitted.
Positive and negative logic transitions at the isolator input cause narrow ( $\sim 1 \mathrm{~ns}$ ) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than $1 \mu \mathrm{~s}$, periodic sets of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output. If the decoder receives no internal pulses of more than approximately $5 \mu$ s, the input side
is assumed to be unpowered or nonfunctional, in which case, the isolator output is forced to a default state by the watchdog timer circuit.

This situation should occur in the ADM2682E/ADM2687E devices only during power-up and power-down operations. The limitation on the ADM2682E/ADM2687E magnetic field immunity is set by the condition in which induced voltage in the transformer receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur.

The 3.3 V operating condition of the ADM2682E/ADM2687E is examined because it represents the most susceptible mode of operation. The pulses at the transformer output have an amplitude of $>1.0 \mathrm{~V}$. The decoder has a sensing threshold of about 0.5 V , thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$
V=(-d \beta / d t) \Sigma \pi r_{n}^{2} ; n=1,2, \ldots, N
$$

where:
$\beta$ is magnetic flux density (gauss).
$N$ is the number of turns in the receiving coil.
$r_{n}$ is the radius of the $\mathrm{n}^{\text {th }}$ turn in the receiving coil ( cm ).
Given the geometry of the receiving coil in the ADM2682E/ ADM2687E and an imposed requirement that the induced voltage be, at most, $50 \%$ of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 39.


Figure 39. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz , the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about $50 \%$ of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse (and is of the worst-case polarity), it reduces the received pulse from $>1.0 \mathrm{~V}$ to 0.75 V , which is still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the ADM2682E/ ADM2687E transformers. Figure 40 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown in Figure 40, the ADM2682E/ADM2687E are extremely immune and can be affected only by extremely large currents operated at high frequency very close to the component. For the 1 MHz example, a 0.5 kA current must be placed 5 mm away from the ADM2682E/ADM2687E to affect component operation.


Figure 40. Maximum Allowable Current for Various Current-toADM2682E/ADM2687E Spacings
Note that in combinations of strong magnetic field and high frequency, any loops formed by PCB traces can induce error voltages sufficiently large to trigger the thresholds of succeeding circuitry. Take care in the layout of such traces to avoid this possibility.

## APPLICATIONS INFORMATION

## PCB LAYOUT

The ADM2682E/ADM2687E isolated RS-422/RS-485 transceiver contains an isoPower integrated dc-to-dc converter, requiring no external interface circuitry for the logic interfaces. Power supply bypassing is required at the input and output supply pins (see Figure 41). The power supply section of the ADM2682E/ ADM2687E uses an 180 MHz oscillator frequency to pass power efficiently through its chip-scale transformers. In addition, the normal operation of the data section of the $i$ Coupler introduces switching transients on the power supply pins.
Bypass capacitors are required for several operating frequencies. Noise suppression requires a low inductance, high frequency capacitor, whereas ripple suppression and proper regulation require a large value capacitor. These capacitors are connected between Pin $1\left(\mathrm{GND}_{1}\right)$ and Pin $2\left(\mathrm{~V}_{\mathrm{CC}}\right)$ and Pin $7\left(\mathrm{~V}_{\mathrm{CC}}\right)$ and Pin $8\left(\mathrm{GND}_{1}\right)$ for $\mathrm{V}_{\mathrm{cc}}$. The $\mathrm{V}_{\text {Isoin }}$ and $\mathrm{V}_{\text {Isoout }}$ capacitors are connected between Pin $9\left(\mathrm{GND}_{2}\right)$ and Pin 10 ( $\mathrm{V}_{\text {Isoout }}$ ) and Pin $15\left(\mathrm{~V}_{\text {ISoin }}\right)$ and Pin $16\left(\mathrm{GND}_{2}\right)$. To suppress noise and reduce ripple, a parallel combination of at least two capacitors is required with the smaller of the two capacitors located closest to the device. The recommended capacitor values are $0.1 \mu \mathrm{~F}$ and $10 \mu \mathrm{~F}$ for $V_{\text {isoout }}$ at $\operatorname{Pin} 9$ and Pin 10 and $V_{C C}$ at $\operatorname{Pin} 7$ and Pin 8. Capacitor values of $0.01 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$ are recommended for $\mathrm{V}_{\text {Isoin }}$ at $\operatorname{Pin} 15$ and Pin 16 and $V_{C C}$ at Pin 1 and Pin 2. The recommended best practice is to use a very low inductance ceramic capacitor, or its equivalent, for the smaller value capacitors. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 10 mm .


Figure 41. Recommended PCB Layout

In applications involving high common-mode transients, ensure that board coupling across the isolation barrier is minimized. Furthermore, design the board layout such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this can cause voltage differentials between pins exceeding the absolute maximum ratings for the device, thereby leading to latch-up and/or permanent damage.
The ADM2682E/ADM2687E dissipate approximately 675 mW of power when fully loaded. Because it is not possible to apply a heat sink to an isolation device, the devices primarily depend on heat dissipation into the PCB through the GND pins. If the devices are used at high ambient temperatures, provide a thermal path from the GND pins to the PCB ground plane. The board layout in Figure 41 shows enlarged pads for Pin 1, Pin 8, Pin 9, and Pin 16. Implement multiple vias from the pad to the ground plane to reduce the temperature inside the chip significantly. The dimensions of the expanded pads are at the discretion of the designer and dependent on the available board space.

## EMI CONSIDERATIONS

The dc-to-dc converter section of the ADM2682E/ADM2687E components must, of necessity, operate at very high frequency to allow efficient power transfer through the small transformers. This creates high frequency currents that can propagate in circuit board ground and power planes, causing edge and dipole radiation. Grounded enclosures are recommended for applications that use these devices. If grounded enclosures are not possible, good RF design practices should be followed in the layout of the PCB. See the AN-0971 Application Note, Recommendations for Control of Radiated Emissions with isoPower Devices, for more information.

## INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. Analog Devices conducts an extensive set of evaluations to determine the lifetime of the insulation structure within the ADM2682E/ADM2687E.

Accelerated life testing is performed using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined, allowing calculation of the time to failure at the working voltage of interest. The values shown in Table 9 summarize the peak voltages for 50 years of service life in several operating conditions. In many cases, the working voltage approved by agency testing is higher than the 50 -year service life voltage. Operation at working voltages higher than the service life voltage listed leads to premature insulation failure.
The insulation lifetime of the ADM2682E/ADM2687E depends on the voltage waveform type imposed across the isolation barrier. The $i$ Coupler insulation structure degrades at different rates, depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 42, Figure 43, and Figure 44 illustrate these different isolation voltage waveforms.
Bipolar ac voltage is the most stringent environment. A 50 -year operating lifetime under the bipolar ac condition determines the Analog Devices recommended maximum working voltage.

In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50 -year service life. The working voltages listed in Table 9 can be applied while maintaining the 50 -year minimum lifetime, provided the voltage conforms to either
the unipolar ac or dc voltage cases. Any cross-insulation voltage waveform that does not conform to Figure 43 or Figure 44 should be treated as a bipolar ac waveform, and its peak voltage should be limited to the 50-year lifetime voltage value listed in Table 9.


## ISOLATED SUPPLY CONSIDERATIONS

The typical output voltage of the integrated isoPower dc-to-dc isolated supply is 3.3 V . The isolated supply in the ADM2682E/ ADM2687E is typically capable of supplying a current of 55 mA when the junction temperature of the device is kept below $130^{\circ} \mathrm{C}$. This includes the current required by the internal RS-485 circuitry, and typically, no additional current is available on $V_{\text {ISoout }}$ for external applications.

## TYPICAL APPLICATIONS

An example application of the ADM2682E/ADM2687E for a fullduplex RS-485 node is shown in the circuit diagram of Figure 45. Refer to the PCB Layout section for the recommended placement of the capacitors shown in this circuit diagram. Placement of the $\mathrm{R}_{\mathrm{T}}$ termination resistors depends on the location of the node and the network configuration. Refer to AN-960 Application Note, RS-485/RS-422 Circuit Implementation Guide, for guidance on termination.

Figure 46 and Figure 47 show typical applications of the ADM2682E/ADM2687E in half duplex and full duplex RS-485 network configurations. Up to 256 transceivers can be connected to the RS-485 bus. To minimize reflections, terminate the line at the receiving end in its characteristic impedance and keep stub lengths off the main line as short as possible. For half-duplex operation, this means that both ends of the line must be terminated because either end can be the receiving end.


Figure 45. Example Circuit Diagram Using the ADM2682E/ADM2687E


NOTES

1. $\mathrm{R}_{\mathrm{T}}$ IS EQUAL TO THE CHARACTERISTIC IMPEDANCE OF THE CABLE.
2. ISOLATION NOT SHOWN.

Figure 46. ADM2682E/ADM2687E Typical Half Duplex RS-485 Network


NOTES

1. $R_{T}$ IS EQUAL TO THE CHARACTERISTIC IMPEDANCE OF THE CABLE.
2. ISOLATION NOT SHOWN.

Figure 47. ADM2682E/ADM2687E Typical Full Duplex RS-485 Network

## ADM2682E/ADM2687E

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-013-AC

Figure 48. 16-Lead Standard Small Outline Package with Increased Creepage [SOIC_IC]
Wide Body,
(RI-16-2)
Dimensions shown in millimeters

| Model ${ }^{1}$ | Data Rate (Mbps) | Temperature Range | Package Description | Package Option |
| :---: | :---: | :---: | :---: | :---: |
| ADM2682EBRIZ | 16 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead SOIC_IC | RI-16-2 |
| ADM2682EBRIZ-RL7 | 16 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead SOIC_IC | RI-16-2 |
| ADM2687EBRIZ | 0.5 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead SOIC_IC | RI-16-2 |
| ADM2687EBRIZ-RL7 | 0.5 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead SOIC_IC | RI-16-2 |
| EVAL-ADM2682EEBZ |  |  | ADM2682E Evaluation Board |  |
| EVAL-ADM2687EEBZ |  |  | ADM2687E Evaluation Board |  |

[^3]NOTES

## NOTES


[^0]:    Rev. B
    Document Feedback
    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

[^1]:    ${ }^{1} \mathrm{CM}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining specification-compliant operation. $\mathrm{V}_{\mathrm{CM}}$ is the common-mode potential difference between the logic and bus sides. The transient magnitude is the range over which the common-mode is slewed. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

[^2]:    ${ }^{1}$ Device considered a 2-terminal device: short together Pin 1 to Pin 8 and short together Pin 9 to $\operatorname{Pin} 16$.
    ${ }^{2}$ Input capacitance is from any input data pin to ground.

[^3]:    ${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.

