

08/31/2016

Primary Side Quasi-Resonant Controller Operating in CV/CC Mode

REV. 01

General Description

The LD7516C is an excellent primary side feedback MOS controller with CV/CC operation, integrated with several functions of protections. It minimizes the component counts and is available in a tiny SOT-26 package. Those make it an ideal design for low cost applications.

It provides functions of ultra-low startup current, green-mode power-saving operation and leading-edge blanking of the current sensing. Also, the LD7516C features Internal OTP (Over Temperature Protection) and OVP (Over Voltage Protection) to prevent the circuit from being damaged due to abnormal conditions.


In most cases, the power supply with primary-side feedback controller would accompany with some serious load regulation effect. To deal with this problem, the LD7516C consists of dedicated load regulation compensation circuit to enhance its performance.

Features

- Primary-Side Feedback Control with Quasi-Resonant Operation
- 120mA/-200mA unbalanced MOS driving capability
- Constant Voltage within ±5%
- Built-In Adjustable Load Regulation Compensation
- Constant Current Control
- Ultra-Low Startup Current (<1.5µA)
- 0.65mA Low Operating Current at Light Load
- 75 kHz Maximum Switching Frequency.
- Current Mode Control
- Green Mode Control Improve Efficiency
- LEB (Leading-Edge Blanking) on CS Pin
- Built-in Soft Start
- VCC OVP (Over Voltage Protection)
- FB Pin Open/Short Protection
- Internal OTP (Over Temperature Protection)

Applications

- Mobile Phone Adapter
- Lower Power AC/DC Adapter






08/31/2016

Pin Configuration

SOT-26 (TOP VIEW)



YY, Y : Year code (D: 2004, E: 2005....) WW, W : Week code PP : Production code P16C : LD7516C

Ordering Information

Ра	Part number Package		Top Mark	Shipping
LD	07516C GL	SOT-26	YWP/16C	3000 / tape & reel

The LD7516C is ROHS compliant/Green Packaged

Protection Mode

Part number VCC_OVP		FB_UVP	OTP(Internal)
LD7516C	Auto-Restart	Auto-Restart	Auto-Restart


Pin Descriptions

PIN	NAME	FUNCTION	
1	VCC	Supply voltage pin.	
2	GND	Ground.	
3	FB	Auxiliary voltage sense and Quasi Resonant detection.	
4	CS	Current sense pin, connect to sense the Switch current.	
5	COMP	Output of the error amplifier for voltage compensation.	
6	OUT	Gate drive output to drive the external MOS Switch.	



LD7516C







08/31/2016

Absolute Maximum Ratings

Supply Voltage VCC,	-0.3V ~ 40V
OUT	-0.3V ~ VCC+0.3V
COMP, FB, CS	-0.3V ~ 4.0V
FB(AC current≦3mA)	-0.7V ~ 4.0V
Maximum Junction Temperature	150°C
Storage Temperature Range	-65°C to 150°C
Package Thermal Resistance (SOT-26, θ_{JA})	200°C/W
Power Dissipation (SOT-26, at Ambient Temperature = 85°C)	200mW
Lead temperature (Soldering, 10sec)	260°C
ESD Voltage Protection, Human Body Model	2.5 KV
ESD Voltage Protection, Machine Model	250 V

Caution:

Stress exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stress above Recommended Operating Conditions may affect device reliability

Item	Min.	Max.	Unit
Operating Junction Temperature	-40	125	°C
Supply VCC Voltage	8.5	17	V
VCC Capacitor	4.7	10	μF
Start-up resistor Value (AC Side, Half Wave)	1M	6.6M	Ω
Comp Pin Capacitor	470	4700	pF

Recommended Operating Conditions

Note:

- 1. It's essential to connect VCC pin with a SMD ceramic capacitor $(0.1\mu F\sim 0.47\mu F)$ to filter out the undesired switching noise for stable operation. This capacitor should be placed close to IC pin as possible
- 2. Connecting a capacitor to COMP pin is also essential to filter out the undesired switching noise for stable operation.
- 3. The small signal components should be placed close to IC pin as possible.



08/31/2016

Electrical Characteristics


(T_A = +25°C unless otherwise stated, V_{CC}=12.0V)

PARAMETER	CONDITIONS	SYM.	MIN	TYP	MAX	UNITS
Supply Voltage (Vcc Pin)						
Startup Current	VCC=UVLO-ON-0.05V		0.14	1.0	1.5	μA
	V _{COMP} =0V, OUT=open, FB=2V	I _{CC_OP2}	0.55	0.65	0.75	mA
Operating Current	OVP/FB UVP tripped, FB=0V	I _{CC_OPA}	0.37	0.50	0.62	mA
UVLO (off)		V _{CC_OFF}	5.5	6.0	6.5	V
UVLO (on)		V _{CC_ON}	14	15	16	V
Vcc OVP Level		V _{CC_OVP}	27	29	31	V
Error Amplifier (COMP pin)						
Reference Voltage, V_{REF}		V _{REF}	0.98	1.00	1.02	V
Output Sink Current	V _{FB} = 1.3V, V _{COMP} =2V*	ICOMP_SINK2		10		μA
Output Source Current	$V_{FB} = 0.7V, V_{COMP}=2V^*$	I _{COMP_SOURCE2}		10		μA
Load Compensation Current	V _{COMP} =2.5V	ILOAD_COMP	16	20	24	μA
Current Sensing (CS Pin)						
Maximum Input Voltage		V _{CS_MAX}	0.74	0.80	0.85	V
Minimum V _{CS-OFF}	$V_{COMP} < 0.45V$	V _{CS_MIN}	70	100	130	mV
Leading Edge Blanking Time	*	T _{LEB}	310	430	550	ns
CC Compensation Current	V _{COMP} >0.9V	Icc		300		μA
Oscillator for Switching Free	luency					
Maximum Frequency		F _{SW_MAX}	65	75	85	kHz
Green Mode Frequency	*	F _{SW_GREEN}		25		kHz
Minimum Frequency		F _{SW_MIN}	0.5	0.70	0.89	kHz
Maximum On Time		T _{ON_MAX}	18			μS
Feedback (Quasi Resonant I	Detection, FB Pin)					
	*	V _{QRD}		150		mV
QRD Trip Level	Hysteresis *	$V_{\text{QRD}}_{\text{HYS}}$		50		mV
FB Under Voltage Protection (UVP, FB Pin)						
Under Voltage Level		V _{FB_UVP}	0.50		0.65	V
UVP Delay Time	At start-up*	T _{D_FBUVP_SS}		20		ms
On Chip OTP (Over Tempera	ture)					
OTP Level	*	TINOTP		140		°C
OTP Hysteresis	*	TINOTP_HYS		15		°C

*: Guaranteed by design.




08/31/2016



6 Leadtrend Technology Corporation www.leadtrend.com.tw LD7516C-DS-01 August 2016



08/31/2016






08/31/2016

Application Information Operation Overview


The LD7516C is an excellent primary side feedback controller with Quasi-Resonant operation to provide high efficiency. The LD7516C removes the need for secondary feedback circuits while achieving excellent line and load regulation. It meets the green-power requirement and is intended for the use in those modern switching power suppliers and linear adaptors that demand higher power efficiency and power-saving. It integrates with more functions to reduce the external components counts and the size. Major features are described as below.

Under Voltage Lockout (UVLO)

An UVLO comparator is implemented in it to detect the voltage across VCC pin. It would assure the supply voltage enough to turn on the LD7516C and further to drive the power MOS. As shown in Fig. 11, a hysteresis is built in to prevent shutdown from voltage dip during startup.



The typical startup circuit to generate VCC of the LD7516C is shown in Fig. 12. At startup transient, the VCC is below the UVLO(on) threshold, so there's no pulse delivered out from LD7516C to drive the power MOS. Therefore, the current through R1 will be used to charge the capacitor C1. Until the VCC is fully charged to deliver the drive-out signal, the auxiliary winding of the transformer will provide supply current. Lower startup current requirement on the PWM controller will help to increase the value of R1 and then reduce the power consumption on R1. By using CMOS process and some unique circuit design, the LD7516C requires only 1.9µA max to start up. Higher resistance of R1 will spend much more time to start up. The user is recommended to select proper value of R1 and C1 to optimize the power consumption and startup time.






Principle of CV Operation

In the DCM flyback converter, it can sense the output voltage from auxiliary winding. LD7516C samples the auxiliary winding on the primary-side to regulate the output voltage, as shown in the Fig. 13. The voltage induced in the auxiliary winding is a reflection of the secondary winding voltage while the MOS is in off state. Via a resistor divider connected between the auxiliary winding and FB pin, the auxiliary voltage is sampled after the sample delay time which is defined as 30~50% of secondary current discharge time from previous cycle. And will be hold until the next sampling period. The sampled voltage is compared with an internal reference V_{REF} (1.0V) and the error will be amplified. The error amplifier output COMP reflects the load condition and controls the duty cycle to regulate the output voltage, thus constant output voltage can be achieved. The output voltage is given as:

$$V_{OUT} = 1.0V(1 + \frac{Ra}{Rb})(\frac{Ns}{Na}) - V_F$$

Where V_F indicates the drop voltage of the output diode, Ra and Rb are top and bottom feedback resistor value, Ns and Na are the turns of transformer secondary and auxiliary.

In case that the output voltage is sensed through the auxiliary winding; the leakage inductance will induce ringing to affect output regulation. To optimize the collector voltage clamp circuit will minimize the high frequency ringing and achieve the best regulation. Fig. 14 shows the desired collector voltage waveform in compare to those with large undershoot due to leakage inductance induced ring (Fig. 15). The ringing may make the sample error and cause poor performance for output voltage regulation. A proper selection for resistor RS, in series with the clamp diode, may reduce any large undershoot, as shown in Fig. 16.






Load Regulation Compensation

LD7516C is implemented with load regulation compensation to compensate the cable voltage drop and to achieve a better voltage regulation. The offset voltage across FB is produced by the internal sink current source during the sampling period. The internal sink current source is proportional to the value of V_{COMP} to compensate the cable loss as shown in Fig. 17. So, the offset voltage will decrease as the V_{COMP} decreases from full-load to no-load. It is programmable by adjusting the resistance of the voltage divider to compensate the drop for cable lines used in various conditions. The equation of internal sink current is shown as:


 $I_{\text{Load COMP}} = (V_{\text{COMP}} - 0.45) \times 9.75 \,(\mu \text{A})$

The compensation current versus V_{COMP} is shown as:



Quasi-Resonant Mode Detection

The LD7516C employs quasi-resonant (QR) switching scheme to switch in valley-mode either in CV or CC operation. This will greatly reduce the switching loss and the ratio dv/dt in the entire operating range for the power supply. Fig. 18 shows the typical QR detection block. The QR detection block will detect auxiliary winding signal to drive MOS as FB pin voltage drops to 0.15V. The QR comparator will not activate if FB pin voltage remains above 0.2V.



LD7516C


Multi-Mode Operation


The LD7516C is a QR controller operating in multi-modes. The controller changes operation modes according to line voltage and load conditions. At heavy-load (V_{COMP} >1.6V, Fig. 19), there might be two situations to meet. If the system AC input is in low line, the LD7516C will turn on in first valley. If in high line, the switching frequency will increase till over the limit of 75 kHz and skip the first valley to turn on in 2nd, 3rd....valley. The switching frequency would vary depending on the line voltage and the load conditions when the system is operated in QR mode.

At medium or light load conditions ($0.7V < V_{COMP} < 1.2V$), the frequency clamp is reduced to 25 kHz maximum. However, the characteristic in valley switching behaves well without problem in this condition. The LD7516C will turn on in 4th, 5th.... valley. That is, when the load decreases, the system will automatically skip some valleys and the switching frequency is therefore reduced. A smooth frequency fold-back and high power efficiency are then achieved.

At zero load or very light load conditions (V_{COMP} <0.3V), the system operates in minimum frequency for power saving. The system modulates the frequency according to the load and V_{COMP} conditions.







Principle of C.C. Operation

The typical current mode of PWM controller feedbacks both current signal and voltage signal to close the control loop and achieve regulation. As shown in Fig. 20, the LD7516C detects the primary MOS current from the CS pin, which is not only for the peak current mode control but also for the pulse-by-pulse current limit. The maximum voltage threshold of the current sensing pin is set at 0.8V. From above, the MOS peak current can be obtained from below.

$$I_{\text{PEAK(MAX)}} = \frac{0.8V}{R_{\text{S}}}$$

A leading-edge blanking (LEB) time is included in the input of CS pin to prevent the false-trigger from the turn-on current spike.

LD7516C delivers more constant current at high input voltage than at low input voltage. To compensate it, an offset voltage is added to the R_S signal by an internal current source (I_{CC}) and an external resistor (R₁) in series between the sense resistor (Rs) and the CS pin, By selecting a proper value of the resistor in series with the CS pin, the amount of compensation can be adjusted. The value of I_{CC} (300 μ A) depends on the COMP voltage(V_{COMP}>1.2V). The equation of I_{CC} (300 μ A) is decreased as:

$$V_{CS} = V_S + (300 \mu A \times R_1)$$

The primary side control scheme is applied to eliminate secondary feedback circuit or opto-coupler, which will reduce the system cost. The switching waveforms are shown in Fig. 21. The output current "lo" can be expressed as:


$$\begin{split} lo &= \frac{1}{2} \frac{i_{S,PK} \times T_{DIS}}{T_S} \\ &= \frac{1}{2} \frac{N_P}{N_S} \times i_{P,PK} \times \frac{T_{DIS}}{TS} \\ &= \frac{1}{2} \frac{N_P}{N_S} \times \frac{V_{CS}}{R_{CS}} \times \frac{T_{DIS}}{T_S} \end{split}$$

The primary peak current (i_{P,PK}), inductor current discharge time (T_{DIS}) and switching period (T_S) can be detected by the IC. The ratio of $V_{CS^*}T_{DIS}/T_S$ will be modulated as a constant ($V_{CS^*}T_{DIS}/T_S = 1/3$). So that I_O can be obtained as

$$Io = \frac{1}{2} \frac{N_{P}}{N_{S}} \times \frac{V_{CS}}{R_{S}} \times \frac{T_{DIS}}{T_{S}}$$
$$= \frac{1}{2} \frac{N_{P}}{N_{S}} \times \frac{1}{R_{S}} \times \frac{1}{3}$$


However this is an approximate equation. The user may fine-tune it according to the experiment result.





OVP (Over Voltage Protection) on Vcc – Auto Recovery

LD7516C is implemented with OVP function through Vcc. As the Vcc voltage rises over the OVP threshold voltage, the output drive circuit will be shut off simultaneously thus to stop the switching of the power MOS until the next UVLO(on) arrives. The Vcc OVP function of LD7516C is an auto-recovery type protection. The Fig. 22 shows its operation. That is, if the OVP condition is removed, it will resume to normal output voltage and Vcc level in normal condition.




FB Under Voltage Protection (FB UVP) & FB Short Circuit Protection – Auto Recovery

LD7516C is implemented with an UVP function over FB pin. If the FB voltage falls below UVP level over the delay time, the protection will be activated to stop the switching of the power MOS until the next UVLO(on) arrives. The FB UVP function in LD7516C is an auto-recovery type protection. The Fig. 23 shows its operation. During the soft start period, the FB UVP is disabled. To avoid output over voltage in soft start period. The Fig. 24 shows the operation. While FB is short to GND, FB pin keeps in zero voltage level. If FB cannot detect any voltage signal over 0.15V in the beginning of soft start period, then the soft start will turn to generate a driving signal every 4ms until FB UVP delay to shut down IC and auto recovery.

LD7516C


08/31/2016





Package Information

SOT-26



Symbol	Dimensior	in Millimeters	Dimensi	ons in Inches	
Symbol	Min	Мах	Min	Max	
А	2.692	3.099	0.106	0.122	
В	1.397	1.803	0.055	0.071	
С		1.450		0.057	
D	0.300	0.500	0.012	0.020	
F	0.95 TYP		0.037 TYP		
Н	0.080	0.254	0.003	0.010	
I	0.050	0.150	0.002	0.006	
J	2.600	3.000	0.102	0.118	
М	0.300	0.600	0.012	0.024	
θ	0°	10°	0°	10°	

D

Important Notice

Leadtrend Technology Corp. reserves the right to make changes or corrections to its products at any time without notice. Customers should verify the datasheets are current and complete before placing order.

LD7516C

08/31/2016



08/31/2016

Revision History

REV.	Date	Change Notice	
00	06/05/2015	Original Specification.	
01	08/31/2016	1. Modified I_{LOAD_COMP} (was I_{FB}) test condition from V_{COMP} =3.0V to 2.5V, and revise	
		the application note I_{LOAD_COMP} equation and V_{COMP} VS I_{LOAD_COMP} curve (Fig.17),	
		due to mark error. The field tests still the same.	
		2. Modified $F_{SW_{MIN}}$ from 0.56 kHz to 0.5 kHz, due to mark error. The field tests still	
		the same.	