

LM2904-Q1, LM2904B-Q1 industry-standard dual operational amplifiers for automotive applications

1 Features

- AEC Q-100 qualified for automotive applications
 - Device ambient temperature grade 1: -40°C to $+125^{\circ}\text{C}$
 - Device HBM ESD classification 2
 - Device CDM ESD classification C5
- Wide supply range of 3 V to 36 V (LM2904B-Q1)
- Supply-current of 300 μA per channel (LM2904B-Q1, typical)
- Unity-gain bandwidth of 1.2 MHz (LM2904B-Q1)
- Common-mode input voltage range includes ground, enabling direct sensing near ground
- Low input offset voltage of 3 mV at 25°C (LM2904B-Q1, maximum)
- Internal RF and EMI filter (LM2904B-Q1)

2 Applications

- Automotive lighting
- Body electronics
- Automotive head unit
- Telematics control unit
- Emergency call (eCall)
- Passive safety: brake system
- Electric vehicle / hybrid electric:
 - Inverter and motor control
 - On-board (OBC) and wireless charger
 - Battery management system (BMS)

3 Description

The LM2904-Q1 and LM2904B-Q1 are industry-standard operational amplifiers that have been qualified for automotive use in accordance to the AEC-Q100 specifications. The LM2904B-Q1 is the next-generation version of the LM2904-Q1, which include two high-voltage (36-V) operational amplifiers (op amps). The LM2904B-Q1 provides outstanding value for cost-sensitive applications, with features including low offset (1 mV, typical), common-mode input range to ground, and high differential input voltage capability.

The LM2904B-Q1 simplifies circuit design with enhanced features such as unity-gain stability, lower offset voltage of 1 mV (typical), and lower quiescent current of 300 μA (typical). High ESD (2 kV, HBM) and integrated EMI and RF filters enable the LM2904B-Q1 devices to be used in the most rugged, environmentally challenging applications for the automotive marketplace.


Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LM2904B-Q1	SOIC (8) ⁽²⁾	4.90 mm x 3.90 mm
	TSSOP (8) ⁽²⁾	3.00 mm x 4.40 mm
LM2904-Q1	SOIC (8)	4.90 mm x 3.90 mm
	TSSOP (8)	3.00 mm x 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

(2) This package is preview only.

Single-Pole, Low-Pass Filter



$$\frac{V_{\text{OUT}}}{V_{\text{IN}}} = \left(1 + \frac{R_F}{R_G}\right) \left(\frac{1}{1 + sR_1C_1}\right)$$



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. UNLESS OTHERWISE NOTED, this document contains PRODUCTION DATA.

Table of Contents

1 Features	1	9.3 Feature Description.....	11
2 Applications	1	9.4 Device Functional Modes.....	11
3 Description	1	10 Application and Implementation.....	12
4 Revision History.....	2	10.1 Application Information.....	12
5 Device Comparison Table	3	10.2 Typical Application	12
6 Pin Configuration and Functions	4	11 Power Supply Recommendations	14
7 Specifications.....	5	12 Layout.....	14
7.1 Absolute Maximum Ratings	5	12.1 Layout Guidelines	14
7.2 ESD Ratings.....	5	12.2 Layout Examples.....	15
7.3 Recommended Operating Conditions.....	6	13 Device and Documentation Support	16
7.4 Thermal Information	6	13.1 Documentation Support	16
7.5 Electrical Characteristics: LM2904B-Q1 and LM2904BA-Q1	7	13.2 Related Links	16
7.6 Electrical Characteristics: LM2904-Q1, LM2904AV- Q1, LM2904V-Q1	8	13.3 Receiving Notification of Documentation Updates	16
8 Parameter Measurement Information	9	13.4 Community Resources.....	16
9 Detailed Description	10	13.5 Trademarks	16
9.1 Overview	10	13.6 Electrostatic Discharge Caution	16
9.2 Functional Block Diagram	10	13.7 Glossary	16
		14 Mechanical, Packaging, and Orderable Information	17

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Revision F (April 2008) to Revision G	Page
• Added Applications section, <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section	1
• Added new device to data sheet	1
• Added AEC-Q100 qualification statement	1

5 Device Comparison Table

PART NUMBER	SUPPLY VOLTAGE	AMBIENT TEMPERATURE RANGE	V_{OS} (MAXIMUM AT 25°C)	I_Q / CH (TYPICAL AT 25°C)	INTEGRATED EMI FILTER	PACKAGE
LM2904B-Q1 ⁽¹⁾	3 V to 36 V	–40°C to 125°C	3 mV	300 µA	Yes	D, PW
LM2904BA-Q1 ⁽¹⁾	3 V to 36 V	–40°C to 125°C	1.8 mV	300 µA	Yes	D, PW
LM2904-Q1	3 V to 26 V	–40°C to 125°C	7 mV	350 µA	No	D, PW
LM2904V-Q1	3 V to 32 V	–40°C to 125°C	7 mV	350 µA	No	D, PW
LM2904AV-Q1	3 V to 32 V	–40°C to 125°C	2 mV	350 µA	No	D, PW

(1) Packages for this device are preview only.

6 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	SOIC, TSSOP ⁽¹⁾		
IN1–	2	I	Negative input
IN1+	3	I	Positive input
IN2–	6	I	Negative input
IN2+	5	I	Positive input
OUT1	1	O	Output
OUT2	7	O	Output
V–	4	—	Negative (lowest) supply or ground (for single-supply operation)
V+	8	—	Positive (highest) supply

(1) For a listing of which devices are available in what packages, see the [Device Comparison Table](#) section.

7 Specifications

7.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage, $V_S = ([V_+] - [V_-])$	LM2904B-Q1, LM2904BA-Q1		40	V
	LM2904V-Q1, LM2904AV-Q1		32	
	LM2904-Q1		26	
Differential input voltage, $V_{ID}^{(2)}$	LM2904B-Q1, LM2904BA-Q1, LM2904V-Q1, LM2904AV-Q1	-32	32	V
	LM2904-Q1	-26	26	
Input voltage, V_I	LM2904B-Q1, LM2904BA-Q1	-0.3	40	V
	LM2904V-Q1, LM2904AV-Q1	-0.3	32	
	LM2904-Q1	-0.3	26	
Duration of output short circuit (one amplifier) to V_- at (or below) $T_A = 25^\circ\text{C}$, $V_S \leq 15 \text{ V}^{(3)}$		Unlimited		s
Operating ambient temperature, T_A		-40	125	°C
Operating virtual-junction temperature, T_J		150		°C
Storage temperature, T_{stg}		-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Differential voltages are at IN^+ , with respect to IN^- .
- (3) Short circuits from outputs to the supply pins can cause excessive heating and eventual destruction.

7.2 ESD Ratings

		VALUE	UNIT
LM2904B-Q1, AND LM2904BA-Q1			
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	± 2000
		Charged-device model (CDM), per AEC Q100-011	± 750
LM2904-Q1, LM2904AV-Q1, AND LM2904V-Q1			
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	± 1000
		Charged-device model (CDM), per AEC Q100-011	± 500

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _S	Supply voltage, V _S = ([V+] – [V-])	LM2904B-Q1, LM2904BA-Q1	3	36
		LM2904AV-Q1, LM2904V-Q1	3	30
		LM2904-Q1	3	26
V _{CM}	Common-mode voltage		V– (V+) – 2	V
T _A	Operating ambient temperature		-40	125 °C

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LM2904-Q1, LM2904AV-Q1, LM2904B-Q1, LM2904BA-Q1, LM2904V-Q1 ⁽²⁾		UNIT
		D (SOIC)	PW (TSSOP)	
		8 PINS	8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	124.7	171.7	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	66.9	68.8	°C/W
R _{θJB}	Junction-to-board thermal resistance	67.9	99.2	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	19.2	11.5	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	67.2	97.9	°C/W

- (1) For more information about traditional and new thermal metrics, see [Semiconductor and IC Package Thermal Metrics](#).
(2) For a listing of which devices are available in what packages, see [Device Comparison Table](#).

7.5 Electrical Characteristics: LM2904B-Q1 and LM2904BA-Q1

For $V_S = (V+) - (V-) = 5 \text{ V}$ to 36 V ($\pm 2.5 \text{ V}$ to $\pm 18 \text{ V}$), $T_A = 25^\circ\text{C}$, $R_L = 10 \text{ k}\Omega$ connected to $V_S / 2$, and $V_{CM} = V_{OUT} = V_S / 2$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
OFFSET VOLTAGE						
V_{OS} Input offset voltage	LM2904B-Q1			± 1	± 3	mV
		$T_A = -40^\circ\text{C}$ to 125°C			± 4	
	LM2904BA-Q1			0.5	1.8	
		$T_A = -40^\circ\text{C}$ to 125°C			2.5	
dV_{OS}/dT	Input offset voltage drift		$T_A = -40^\circ\text{C}$ to 125°C		± 3.5	$\mu\text{V}/^\circ\text{C}$
PSRR	Power-supply rejection ratio ($\Delta V_{IO}/\Delta V_S$)				± 1	$\mu\text{V/V}$
Channel separation, dc		At dc			120	dB
INPUT VOLTAGE RANGE						
V_{CM} Common-mode input voltage range	$V_S = 3 \text{ V}$ to 36 V		$(V-)$	$(V+) - 1.5$		V
		$T_A = -40^\circ\text{C}$ to 125°C	$(V-)$	$(V+) - 2$		
CMRR Common-mode rejection ratio	$(V-) < V_{CM} < (V+) - 1.5 \text{ V}$		80	103		dB
	$(V-) < V_{CM} < (V+) - 2 \text{ V}$	$T_A = -40^\circ\text{C}$ to 125°C	70	96		
INPUT BIAS CURRENT						
I_B Input bias current				-10	-35	nA
		$T_A = -40^\circ\text{C}$ to 125°C			-50	
I_{OS} Input offset current				± 0.5	± 4	nA
		$T_A = -40^\circ\text{C}$ to 125°C			± 5	
NOISE						
E_n	Input voltage noise	$f = 0.1$ to 10 Hz			8	μV_{PP}
e_n	Input voltage noise density	$f = 1 \text{ kHz}$			40	$\text{nV}/\sqrt{\text{Hz}}$
INPUT IMPEDANCE						
Z_{ID}	Differential			10	$\parallel 0.1$	$\text{M}\Omega \parallel \text{pF}$
Z_{IC}	Common-mode			4	$\parallel 1.5$	$\text{G}\Omega \parallel \text{pF}$
OPEN-LOOP GAIN						
A_{OL} Open-loop voltage gain	$V_S = 15 \text{ V}; V_O = 1 \text{ V}$ to $11 \text{ V}; R_L \geq 2 \text{ k}\Omega$		70	140		V/mV
		$T_A = -40^\circ\text{C}$ to 125°C	35			
FREQUENCY RESPONSE						
GBW	Gain-bandwidth product			1.2		MHz
SR	Slew rate	$G = +1$		0.5		$\text{V}/\mu\text{s}$
φ_m	Phase margin	$G = +1, R_L = 10 \text{ k}\Omega, C_L = 20 \text{ pF}$		56		°
t_S	Settling time	To 0.1%, $V_S = 5 \text{ V}$, 2-V step, $G = +1, C_L = 100 \text{ pF}$		4		μs
t_{OR}	Overload recovery time	$V_{IN} \times \text{gain} > V_S$		30		μs
THD + N	Total harmonic distortion + noise	$G = +1, f = 1 \text{ kHz}, V_O = 3.53 \text{ V}_{RMS}, RL = 100 \text{ k}\Omega$		0.001%		
OUTPUT						
V_O Voltage output swing from rail	Positive rail ($V+$)	$I_{OUT} = 50 \mu\text{A}$		1.35	1.5	V
		$I_{OUT} = 1 \text{ mA}$		1.4	1.6	
	Negative rail ($V-$)	$I_{OUT} = 5 \text{ mA}$		1.5	1.75	
		$I_{OUT} = 50 \mu\text{A}$		0.1	0.15	
I_{SC}	Short-circuit current	$V_S = 20 \text{ V}$		± 40	± 60	mA
C_{LOAD}	Capacitive load drive			100		pF
R_O	Open-loop output resistance	$f = 1 \text{ MHz}, I_O = 0 \text{ A}$		300		Ω
POWER SUPPLY						
I_O Quiescent current per amplifier	$V_S = 5 \text{ V}; V_O = 2.5 \text{ V}; I_O = 0 \text{ A}$		300	460		μA
	$V_S = 36 \text{ V}; V_O = 2.5 \text{ V}; I_O = 0 \text{ A}$	$T_A = -40^\circ\text{C}$ to 125°C		800		

LM2904-Q1, LM2904B-Q1

SLOS414G – MAY 2003–REVISED FEBRAURY 2019

www.ti.com
7.6 Electrical Characteristics: LM2904-Q1, LM2904AV-Q1, LM2904V-Q1
For $V_S = (V+) - (V-) = 5 \text{ V}$, $T_A = 25^\circ\text{C}$, $R_L = 10 \text{ k}\Omega$ connected to $V-$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS ⁽¹⁾			MIN	TYP	MAX	UNIT
OFFSET VOLTAGE							
V_{OS}	Input offset voltage	$V_S = 5 \text{ V}$ to maximum; $V_{CM} = 0 \text{ V}$; $V_O = 1.4 \text{ V}$	LM2904-Q1, LM2904V-A1		± 3	± 7	mV
			$T_A = -40^\circ\text{C}$ to 125°C			± 10	
			LM2904AV-Q1		± 1	± 2	
			$T_A = -40^\circ\text{C}$ to 125°C			± 4	
dV_{OS}/dT	Input offset voltage drift		$T_A = -40^\circ\text{C}$ to 125°C		± 7		$\mu\text{V}/^\circ\text{C}$
PSRR	Input offset voltage vs power supply ($\Delta V_{IO}/\Delta V_S$)	$V_S = 5 \text{ V}$ to 30 V		65	100		dB
V_{O1}/V_{O2}	Channel separation	$f = 1 \text{ kHz}$ to 20 kHz				120	dB
INPUT VOLTAGE RANGE							
V_{CM}	Common-mode voltage range	$V_S = 5 \text{ V}$ to maximum		$(V-)$	$(V+) - 1.5$		V
			$T_A = -40^\circ\text{C}$ to 125°C	$(V-)$	$(V+) - 2$		
CMRR	Common-mode rejection ratio	$V_S = 5 \text{ V}$ to maximum; $V_{CM} = 0 \text{ V}$		65	80		dB
INPUT BIAS CURRENT							
I_B	Input bias current	$V_O = (V-) + 1.4 \text{ V}$			-20	-250	nA
			$T_A = -40^\circ\text{C}$ to 125°C			-500	
I_{OS}	Input offset current	$V_O = (V-) + 1.4 \text{ V}$	LM2904-Q1		2	50	nA
				$T_A = -40^\circ\text{C}$ to 125°C		300	
			LM2904AV-Q1, LM2904V-Q1		2	50	
				$T_A = -40^\circ\text{C}$ to 125°C		150	
dI_{OS}/dT	Input offset current drift		$T_A = -40^\circ\text{C}$ to 125°C		10		$\text{pA}/^\circ\text{C}$
NOISE							
e_n	Input voltage noise density	$f = 1 \text{ kHz}$			40		$\text{nV}/\sqrt{\text{Hz}}$
OPEN-LOOP GAIN							
A_{OL}	Open-loop voltage gain	$V_S = 15 \text{ V}$; $V_O = (V-) + 1 \text{ V}$ to $(V-) + 11 \text{ V}$; $R_L \geq 2 \text{ k}\Omega$, , connected to $(V-)$		25	100		V/mV
			$T_A = -40^\circ\text{C}$ to 125°C		15		
FREQUENCY RESPONSE							
GBW	Gain bandwidth product				0.7		MHz
SR	Slew rate	$G = +1$			0.3		$\text{V}/\mu\text{s}$
OUTPUT							
V_O	Voltage output swing from rail	$R_L \geq 10 \text{ k}\Omega$ Positive rail LM2904-Q1 $V_S = \text{maximum}; R_L = 2 \text{ k}\Omega$ $V_S = \text{maximum}; R_L \geq 10 \text{ k}\Omega$ LM2904AV-Q1, LM2904V-Q1 $V_S = \text{maximum}; R_L = 2 \text{ k}\Omega$ $V_S = \text{maximum}; R_L \geq 10 \text{ k}\Omega$ Negative rail $V_S = 5 \text{ V}; R_L \leq 10 \text{ k}\Omega$	$T_A = -40^\circ\text{C}$ to 125°C	$V_S = 1.5$			V
				4			
				3	2		
				6			
				5	4		
				5	20		
I_O	Output current	$V_S = 15 \text{ V}; V_O = V-; V_{ID} = 1 \text{ V}$	Source		-20	-30	mA
				$T_A = -40^\circ\text{C}$ to 125°C		-10	
		$V_S = 15 \text{ V}; V_O = V+; V_{ID} = -1 \text{ V}$	Sink		10	20	
				$T_A = -40^\circ\text{C}$ to 125°C		5	
		$V_{ID} = -1 \text{ V}; V_O = (V-) + 200 \text{ mV}$	LM2904-Q1			30	μA
			LM2904AV-Q1, LM2904V-Q1		12	40	
I_{SC}	Short-circuit current	$V_S = 10 \text{ V}; V_O = V_S / 2$			± 40	± 60	mA
POWER SUPPLY							
I_Q	Quiescent current per amplifier	$V_O = V_S / 2; I_O = 0 \text{ A}$	$T_A = -40^\circ\text{C}$ to 125°C	350	600		μA
		$V_S = \text{maximum}; V_O = \text{maximum} / 2; I_O = 0 \text{ A}$			500	1000	

(1) All characteristics are measured with zero common-mode input voltage, unless otherwise specified. Maximum V_S for testing purposes is 26 V for LM2904-Q1 and 32 V for LM2904AV-Q1 and LM2904V-Q1.

8 Parameter Measurement Information




Figure 1. Unity-Gain Amplifier





Figure 2. Noise-Test Circuit

9 Detailed Description

9.1 Overview

The LM2904-Q1 and LM2904B-Q1 consist of two independent, high-gain frequency-compensated operational amplifiers designed to operate over a wide range of voltages. The LM2904B-Q1 operates from 3 V to 36 V, whereas the LM2904-Q1 operates from 3 V to 26 V and the V-versions (LM2904V-Q1 and LM2904AV-Q1) operate from 3 V to 32 V. The input common-mode range is inclusive of the negative supply rail, enabling a common-mode voltage operation down to ground, if using the device in a single-supply operation.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Unity-Gain Bandwidth

The unity-gain bandwidth is the frequency up to which an amplifier with a unity gain may be operated without greatly distorting the signal. These devices have a 1.2-MHz unity-gain bandwidth (LM2904B-Q1).

9.3.2 Slew Rate

The slew rate is the rate at which an operational amplifier can change its output when there is a change on the input. These devices have a 0.5-V/ μ s slew rate (LM2904B-Q1).

9.3.3 Input Common Mode Range

The valid common mode range is from device ground to $V_S - 1.5$ V ($V_S - 2$ V across temperature). Inputs may exceed V_S up to the maximum V_S without device damage. At least one input must be in the valid input common-mode range for the output to be the correct phase. If both inputs exceed the valid range, then the output phase is undefined. If either input more than 0.3 V below V_- then input current should be limited to 1 mA and the output phase is undefined.

9.4 Device Functional Modes

The LM2904-Q1 and LM2904B-Q1 devices are powered on when the supply is connected. This device can be operated as a single-supply operational amplifier or dual-supply amplifier, depending on the application.

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The LM2904-Q1 and LM2904B-Q1 operational amplifiers are useful in a wide range of signal conditioning applications. Inputs can be powered before V_S for flexibility in multiple supply circuits. For full application design guidelines related to this family of devices, please refer to the application report [Application design guidelines for LM324/LM358 devices](#).

10.2 Typical Application

A typical application for an operational amplifier is an inverting amplifier. This amplifier takes a positive voltage on the input, and makes it a negative voltage of the same magnitude. In the same manner, it also makes negative voltages positive.




Figure 3. Application Schematic

10.2.1 Design Requirements

The supply voltage must be chosen such that it is larger than the input voltage range and output range. For instance, this application scales a signal of ± 0.5 V to ± 1.8 V. Setting the supply at ± 12 V is sufficient to accommodate this application.

10.2.2 Detailed Design Procedure

Determine the gain required by the inverting amplifier using [Equation 1](#) and [Equation 2](#):

$$A_V = \frac{V_{OUT}}{V_{IN}} \quad (1)$$

$$A_V = \frac{1.8}{-0.5} = -3.6 \quad (2)$$

Once the desired gain is determined, choose a value for R_I or R_F . Choosing a value in the kilohm range is desirable because the amplifier circuit uses currents in the milliamperes range. This ensures the part does not draw too much current. This example uses $10\text{ k}\Omega$ for R_I which means $36\text{ k}\Omega$ is used for R_F . This was determined by [Equation 3](#).

$$A_V = -\frac{R_F}{R_I} \quad (3)$$

Typical Application (continued)

10.2.3 Application Curve




Figure 4. Input and Output Voltages of the Inverting Amplifier

11 Power Supply Recommendations

CAUTION

Supply voltages larger than specified in the recommended operating region can permanently damage the device (see the [Absolute Maximum Ratings](#)).

Place 0.1- μ F bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see the [Layout](#) section.

12 Layout

12.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole, as well as the operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1- μ F ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping R_F and R_G close to the inverting input minimizes parasitic capacitance, as shown in the [Layout Examples](#) section.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

12.2 Layout Examples




Figure 5. Operational Amplifier Board Layout for Noninverting Configuration




Figure 6. Operational Amplifier Schematic for Noninverting Configuration

13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

- Texas Instruments, [Circuit board layout techniques](#)

13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 1. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LM2904-Q1	Click here				
LM2904B-Q1	Click here				

13.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community **TI's Engineer-to-Engineer (E2E) Community.** Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support **TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.6 Electrostatic Discharge Caution

-  This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
-  ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.7 Glossary

[SLYZ022 — TI Glossary.](#)

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most-current data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser based versions of this data sheet, see the left-hand navigation pane.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM2904AVQDRG4Q1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	2904AVQ	Samples
LM2904AVQDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	2904AVQ	Samples
LM2904AVQPWRG4Q1	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	2904AVQ	Samples
LM2904AVQPWRQ1	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	2904AVQ	Samples
LM2904BQDRQ1	PREVIEW	SOIC	D	8	2500	TBD	Call TI	Call TI	-40 to 125		
LM2904QDRG4Q1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	2904Q1	Samples
LM2904QDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	2904Q1	Samples
LM2904QPWRG4Q1	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	2904Q1	Samples
LM2904QPWRQ1	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	2904Q1	Samples
LM2904VQDRG4Q1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	2904VQ	Samples
LM2904VQDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	2904VQ1	Samples
LM2904VQPWRG4Q1	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		2904VQ	Samples
LM2904VQPWRQ1	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	2904VQ	Samples
PLM2904BQDRQ1	ACTIVE	SOIC	D	8	2500	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM2904-Q1, LM2904B-Q1 :


- Catalog: [LM2904](#), [LM2904B](#)
- Enhanced Product: [LM2904-EP](#)

NOTE: Qualified Version Definitions:


- Catalog - TI's standard catalog product
- Enhanced Product - Supports Defense, Aerospace and Medical Applications

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS




A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM2904AVQDRG4Q1	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
LM2904AVQDRQ1	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
LM2904AVQPWRG4Q1	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM2904AVQPWRQ1	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM2904QDRG4Q1	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
LM2904QDRQ1	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
LM2904QPWRG4Q1	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM2904QPWRQ1	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM2904VQDRG4Q1	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
LM2904VQDRQ1	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
LM2904VQPWRG4Q1	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM2904VQPWRQ1	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM2904AVQDRG4Q1	SOIC	D	8	2500	340.5	338.1	20.6
LM2904AVQDRQ1	SOIC	D	8	2500	340.5	338.1	20.6
LM2904AVQPWRG4Q1	TSSOP	PW	8	2000	367.0	367.0	35.0
LM2904AVQPWRQ1	TSSOP	PW	8	2000	367.0	367.0	35.0
LM2904QDRG4Q1	SOIC	D	8	2500	340.5	338.1	20.6
LM2904QDRQ1	SOIC	D	8	2500	340.5	338.1	20.6
LM2904QPWRG4Q1	TSSOP	PW	8	2000	367.0	367.0	35.0
LM2904QPWRQ1	TSSOP	PW	8	2000	367.0	367.0	35.0
LM2904VQDRG4Q1	SOIC	D	8	2500	340.5	338.1	20.6
LM2904VQDRQ1	SOIC	D	8	2500	340.5	338.1	20.6
LM2904VQPWRG4Q1	TSSOP	PW	8	2000	367.0	367.0	35.0
LM2904VQPWRQ1	TSSOP	PW	8	2000	367.0	367.0	35.0


D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:


- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT


D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


PACKAGE OUTLINE

PW0008A



TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- Reference JEDEC registration MO-153, variation AA.


4221848/A 02/2015

EXAMPLE BOARD LAYOUT


PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
SCALE:10X



4221848/A 02/2015

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:10X

4221848/A 02/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated