### 2.7 V to $5.5 \mathrm{~V},<100 \mu \mathrm{~A}, 8-/ 10-/ 12-$ Bit nanoDACs ${ }^{\circledR}$ with $I^{2} C^{\circledR}$-Compatible Interface in LFCSP and SC70

## Data Sheet

## AD5602/AD5612/AD5622

## FEATURES

Single 8-, 10-, 12-bit DACs, 2 LSB INL 6-lead LFCSP and SC70 packages
Micropower operation: $100 \mu \mathrm{~A}$ max @ 5 V
Power-down to <150nA @ 3 V
2.7 V to 5.5 V power supply

Guaranteed monotonic by design
Power-on reset to 0 V with brownout detection
3 power-down functions
$I^{2} \mathrm{C}$-compatible serial interface supports standard ( 100 kHz ), fast ( 400 kHz ), and high speed ( 3.4 MHz ) modes
On-chip output buffer amplifier, rail-to-rail operation
Qualified for automotive applications

## APPLICATIONS

## Process control

## Data acquisition systems

Portable battery-powered instruments
Digital gain and offset adjustment
Programmable voltage and current sources
Programmable attenuators

## GENERAL DESCRIPTION

The AD5602/AD5612/AD5622, members of the nanoDAC family, are single 8-, 10-, 12-bit buffered voltage-out DACs that operate from a single 2.7 V to 5.5 V supply, consuming $<100 \mu \mathrm{~A}$ at 5 V . These DACs come in tiny LFCSP and SC70 packages. Each DAC contains an on-chip precision output amplifier that allows rail-to-rail output swing to be achieved.

The AD5602/AD5612/AD5622 use a 2 -wire $\mathrm{I}^{2} \mathrm{C}$-compatible serial interface that operates in standard ( 100 kHz ), fast ( 400 kHz ), and high speed ( 3.4 MHz ) modes.
The references for AD5602/AD5612/AD5622 are derived from the power supply inputs to give the widest dynamic output range. Each part incorporates a power-on reset circuit that ensures the DAC output powers up to 0 V and remains there until a valid write takes place to the device. The parts contain a power-down feature that reduces the current consumption of the devices to $<150 \mathrm{nA}$ at 3 V and provides software-selectable output loads while in power-down mode. The parts are put into power-down mode over the serial interface. The low power consumption of the AD5602/AD5612/AD5622 in normal operation makes them ideally suited for use in portable battery-operated equipment. The typical power consumption is 0.4 mW at 5 V .

## Rev. C

Information furmished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM


Table 1. Related Devices

| Part No. | Description |
| :--- | :--- |
| AD5601/AD5611/AD5621 | 2.7 V to 5.5 V, $<100 \mu \mathrm{AA}, 8-, 10-, 12$-bit <br> nanoDAC with SPI interface in tiny <br> LFCSP and SC70 packages |

## PRODUCT HIGHLIGHTS

1. Available in 6-lead LFCSP and SC70 packages.
2. Maximum $100 \mu \mathrm{~A}$ power consumption, single-supply operation. These parts operate from a single 2.7 V to 5.5 V supply, typically consuming 0.2 mW at 3 V and 0.4 mW at 5 V , making them ideal for battery-powered applications.
3. The on-chip output buffer amplifier allows the output of the DAC to swing rail-to-rail with a typical slew rate of $0.5 \mathrm{~V} / \mu \mathrm{s}$.
4. Reference derived from the power supply.
5. Standard, fast, and high speed mode $\mathrm{I}^{2} \mathrm{C}$ interface.
6. Designed for very low power consumption.
7. Power-down capability. When powered down, the DAC typically consumes $<150 \mathrm{nA}$ at 3 V .
8. Power-on reset and brownout detection.

## AD5602/AD5612/AD5622

## TABLE OF CONTENTS

Features ..... 1
Applications .....  1
Functional Block Diagram .....  1
General Description .....  1
Product Highlights ..... 1
Revision History .....  2
Specifications ..... 3
$\mathrm{I}^{2} \mathrm{C}$ Timing Specifications ..... 4
Timing Diagram ..... 5
Absolute Maximum Ratings ..... 6
ESD Caution ..... 6
Pin Configuration and Function Descriptions. ..... 7
Typical Performance Characteristics .....  8
Terminology ..... 14
Theory of Operation ..... 15
D/A Section ..... 15
REVISION HISTORY
5/12—Rev. B to Rev. C
Added 6-lead LFCSP Package Universal
Changes to Product Title ..... 1
Changes to Ordering Guide ..... 23
3/06-Rev. A to Rev. B
Changes to Table 2 ..... 3
Updates to Outline Dimensions ..... 22
Changes to Ordering Guide ..... 23
8/05-Rev. 0 to Rev. A
Changes to Ordering Guide ..... 22
6/05-Revision 0: Initial Version
Resistor String ..... 15
Output Amplifier ..... 15
Serial Interface ..... 16
Input Register ..... 16
Power-On Reset ..... 17
Power-Down Modes ..... 17
Write Operation ..... 18
Read Operation. ..... 19
High Speed Mode ..... 20
Applications ..... 21
Choosing a Reference as Power Supply ..... 21
Bipolar Operation ..... 21
Power Supply Bypassing and Grounding .....  21
Outline Dimensions ..... 22
Ordering Guide ..... 23

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ to $\mathrm{GND}, \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ to GND ; all specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Table 2.


|  | A, B, W, Y Versions ${ }^{1}$ |  |  |  |
| :--- | :---: | :---: | :--- | :--- |
| Parameter | Min | Typ | Max | Unit |

${ }^{1}$ Temperature ranges for $\mathrm{A}, \mathrm{B}$ versions: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, typical at $25^{\circ} \mathrm{C}$.
${ }^{2}$ Linearity calculated using a reduced code range 64 to 4032.
${ }^{3}$ Guaranteed by design and characterization, not production tested.

## $\mathbf{I}^{2} \mathbf{C}$ TIMING SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V ; all specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}, \mathrm{f}_{\mathrm{SCL}}=3.4 \mathrm{MHz}$, unless otherwise noted. ${ }^{1}$
Table 3.

| Parameter | Conditions ${ }^{2}$ | Limit at TMin, $\mathrm{T}_{\text {max }}$ |  | Unit | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| $\mathrm{fscl}^{3}$ | Standard mode |  | 100 | KHz | Serial clock frequency |
|  | Fast mode |  | 400 | KHz |  |
|  | High speed mode, $\mathrm{C}_{B}=100 \mathrm{pF}$ |  | 3.4 | MHz |  |
|  | High speed mode, $\mathrm{C}_{B}=400 \mathrm{pF}$ |  | 1.7 | MHz |  |
| $\mathrm{t}_{1}$ | Standard mode | 4 |  | $\mu \mathrm{s}$ | thigh, SCL high time |
|  | Fast mode | 0.6 |  | $\mu \mathrm{s}$ |  |
|  | High speed mode, $\mathrm{C}_{B}=100 \mathrm{pF}$ | 60 |  | ns |  |
|  | High speed mode, $\mathrm{C}_{B}=400 \mathrm{pF}$ | 120 |  | ns |  |
| $\mathrm{t}_{2}$ | Standard mode | 4.7 |  | $\mu \mathrm{s}$ | tow, SCL low time |
|  | Fast mode | 1.3 |  | $\mu \mathrm{s}$ |  |
|  | High speed mode, $\mathrm{C}_{B}=100 \mathrm{pF}$ | 160 |  | ns |  |
|  | High speed mode, $\mathrm{C}_{B}=400 \mathrm{pF}$ | 320 |  | ns |  |
| $t_{3}$ | Standard mode | 250 |  | ns | tsu;Dat, data setup time |
|  | Fast mode | 100 |  | ns |  |
|  | High speed mode | 10 |  | ns |  |
| $\mathrm{t}_{4}$ | Standard mode | 0 | 3.45 | $\mu \mathrm{s}$ | $t_{\text {HD; }}$ DAT, data hold time |
|  | Fast mode |  | 0.9 | $\mu \mathrm{s}$ |  |
|  | High speed mode, $\mathrm{C}_{\mathrm{B}}=100 \mathrm{pF}$ | 0 | 70 | ns |  |
|  | High speed mode, $\mathrm{C}_{B}=400 \mathrm{pF}$ |  | 150 | ns |  |
| $\mathrm{t}_{5}$ | Standard mode |  | 4.7 | $\mu \mathrm{s}$ | tsu;sta, set-up time for a repeated start condition |
|  | Fast mode | $0.6$ |  | $\mu \mathrm{s}$ |  |
|  | High speed mode | $160$ |  | ns |  |
| $\mathrm{t}_{6}$ | Standard mode | 4 |  | $\mu \mathrm{s}$ | $\mathrm{thD}_{\text {; }}$ SA, , hold time (repeated) start condition |
|  | Fast mode | 0.6 |  | $\mu \mathrm{s}$ |  |
|  | High speed mode | 160 |  | ns |  |
| $\mathrm{t}_{7}$ | Standard mode | 4.7 |  | $\mu \mathrm{s}$ | tbuf, bus free time between a stop and a start condition |
|  | Fast mode | 1.3 |  | $\mu \mathrm{s}$ |  |



[^0]
## TIMING DIAGRAM



Figure 2. 2-Wire Serial Interface Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 4.

| Parameter | Rating |
| :--- | :--- |
| $V_{\text {DD }}$ to GND | -0.3 V to +7.0 V |
| Digital Input Voltage to GND | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Vout to GND | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Operating Temperature Range |  |
| $\quad$ Extended Automotive (W, Y Versions) | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\quad$ Extended Industrial (A, B Versions) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature | $150^{\circ} \mathrm{C}$ |
| SC70 Package |  |
| $\quad \theta_{\text {JA }}$ Thermal Impedance | $332^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\mathrm{Jc}}$ Thermal Impedance | $120^{\circ} \mathrm{C} / \mathrm{W}$ |
| LFCSP Package |  |
| $\quad \theta_{\mathrm{JA}}$ Thermal Impedance | $95^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead Temperature, Soldering |  |
| $\quad$ Vapor Phase ( 60 sec) | $215^{\circ} \mathrm{C}$ |
| $\quad$ Infrared (15 sec) | $220^{\circ} \mathrm{C}$ |
| ESD | 2.0 kV |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance

WARNING! A.

ESD SENsITIVE DEvice degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 3. SC70 Pin Configuration


NOTES

1. THE EXPOSED PAD SHOULD BE CONNECTED TO GROUND (GND).

高
暻
Figure 4. LFCSP Pin Configuration

Table 6. LFCSP Pin Function Descriptions

| Table 5. SC79 Pin Function Descriptions |  |  |
| :--- | :--- | :--- |
| Pin No. | Mnemonic | Description |
| 1 | ADDR | Three-State Address Input. Sets the two <br> least significant bits (Bit A1, Bit AO) of <br> the 7-bit slave address (see Table 7). <br> Serial Clock Line. This is used in <br> conjunction with the SDA line to clock <br> data into or out of the 16-bit input <br> register. <br> Serial Data Line. This is used in <br> conjunction with the SCL line to clock <br> data into or out of the 16-bit input <br> register. It is a bidirectional, open-drain <br> data line that should be pulled to the <br> supply with an external pull-up resistor. <br> Power Supply Input. These parts can be <br> operated from 2.7V to 5.5V, and VDD <br> should be decoupled to GND. |
| 4 | SDA | $V_{\text {GD }}$ |
| 5 | GRDD | Ground. The ground reference point for <br> all circuitry on the part. |
| 6 | Vout | Analog Output Voltage from the DAC. <br> The output amplifier has rail-to-rail <br> operation. |


| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | ADDR | Three-State Address Input. Sets the two least significant bits (Bit A1, Bit A0) of the 7-bit slave address (see Table 7). |
| 2 | GND | Ground. The ground reference point for all circuitry on the part. |
| 3 | Vout | Analog Output Voltage from the DAC. The output amplifier has rail-to-rail operation. |
| 4 | $V_{D D}$ | Power Supply Input. These parts can be operated from 2.7 V to 5.5 V , and $\mathrm{V}_{\mathrm{DD}}$ should be decoupled to GND. |
| 5 | SCL | Serial Clock Line. This is used in conjunction with the SDA line to clock data into or out of the 16 -bit input register. |
| 6 | SDA | Serial Data Line. This is used in conjunction with the SCL line to clock data into or out of the 16-bit input register. It is a bidirectional, open-drain data line that should be pulled to the supply with an external pull-up resistor. |
|  | EPAD | Exposed Pad. The exposed pad should be connected to ground (GND). |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 5. Typical AD5622 Integral Nonlinearity Error


Figure 6. Typical AD5622 Differential Nonlinearity Error


Figure 7. Typical AD5612 Integral Nonlinearity Error


Figure 8. Typical AD5612 Differential Nonlinearity Error


Figure 9. Typical AD5602 Integral Nonlinearity Error


Figure 10. Typical AD5602 Differential Nonlinearity Error


Figure 11. Typical AD5622 Total Unadjusted Error


Figure 12. AD5622 INL Error vs. Supply


Figure 13. AD5622 Total Unadjusted Error vs. Supply


Figure 14. AD5622 DNL Error vs. Supply


Figure 15. AD5622 INL Error vs. Temperature (3 V/5 V Supply)


Figure 16. AD5622 Total Unadjusted Error vs. Temperature (3 V/5 V Supply)


Figure 17. AD5622 DNL Error vs. Temperature (3 V/5 V Supply)


Figure 18. Zero Code/Full-Scale Error vs. Temperature (3 V/5 V Supply)


Figure 19. Zero Code/Full-Scale Error vs. Supply Voltage


Figure 20. Offset Error vs. Temperature (3 V/5 V Supply)


Figure 21. Gain Error vs. Temperature (3 V/5 V Supply)


Figure 22. Supply Current vs. Supply Voltage


Figure 23. Supply Current vs. Temperature (3 V/5 V Supply)


Figure 24. Supply Current vs. Digital Input Code


Figure 25. Supply Current vs. SCL/SDA Logic Voltage


Figure 26. IDD Histogram (3 V/5 V Supply)


Figure 27. Sink and Source Capability


Figure 28. Power-On Reset to 0 V


Figure 29. Exiting Power-Down Mode


Figure 30. Full-Scale Settling Time


CH1 $=5 \mathrm{~V} / \mathrm{DIV}, \mathrm{CH} 2=1 \mathrm{~V} / \mathrm{DIV}$, TIME BASE $=2 \mu \mathrm{~s} / \mathrm{DIV}$

Figure 31. Half-Scale Settling Time


Figure 32. Vout Vs. VDD


Figure 33. Digital-to-Analog Glitch Impulse


Figure 34. Digital Feedthrough


Figure 35. 1/f Noise, 0.1 Hz to 10 Hz Bandwidth


Figure 36. Output Noise Spectral Density

## TERMINOLOGY

## Relative Accuracy

For the DAC, relative accuracy or integral nonlinearity (INL) is a measure of the maximum deviation, in LSBs, from a straight line passing through the endpoints of the DAC transfer function. A typical INL vs. code plot can be seen in Figure 5.

## Differential Nonlinearity (DNL)

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of $\pm 1$ LSB maximum ensures monotonicity. This DAC is guaranteed monotonic by design. A typical DNL vs. code plot can be seen in Figure 6.

## Zero Code Error

Zero-code error is due to a combination of the offset errors in the DAC and output amplifier; it is a measure of the output error when zero code ( $0 \times 0000$ ) is loaded to the DAC register. Ideally, the output should be 0 V . The zero-code error is always positive in the AD5602/AD5612/AD5622 because the output of the DAC cannot go below 0 V . Zero-code error is expressed in mV . A plot of zero-code error vs. temperature can be seen in Figure 18.

## Full-Scale Error

Full-scale error is a measure of the output error when full-scale code ( 0 xFFFF ) is loaded to the DAC register; it is expressed in percent of full-scale range. Ideally, the output should be $V_{D D}$ 1 LSB. A plot of full-scale error vs. temperature can be seen in Figure 18.

## Gain Error

Gain error is a measure of the span error of the DAC. It is the deviation in slope of the DAC transfer characteristic from ideal expressed as a percent of the full-scale range.
Total Unadjusted Error (TUE)
Total unadjusted error is a measure of the output error taking all the various errors into account. A typical TUE vs. code plot can be seen in Figure 11.

## Zero Code Error Drift

Zero code error drift is a measure of the change in zero code error with a change in temperature. It is expressed in $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$.

## Gain Error Drift

Gain error drift is a measure of the change in gain error with changes in temperature. It is expressed in (ppm of full-scale range) $/{ }^{\circ} \mathrm{C}$.

## Digital-to-Analog Glitch Impulse

Digital-to-analog glitch impulse is the impulse injected into the analog output when the input code in the DAC register changes state. It is normally specified as the area of the glitch in $n V-s$ and is measured when the digital input code is changed by 1 LSB at the major carry transition ( 0 x 7 FFF to $0 \times 8000$ ) (see Figure 33).

## Digital Feedthrough

Digital feedthrough is a measure of the impulse injected into the analog output of the DAC from the digital inputs of the DAC, but is measured when the DAC output is not updated. It is specified in nV -s and measured with a full-scale code change on the data bus, that is, from all 0 s to all 1 s , and vice versa (see Figure 34).

AD5602/AD5612/AD5622

## THEORY OF OPERATION

## D/A SECTION

The AD5602/AD5612/AD5622 DACs are fabricated on a CMOS process. The architecture consists of a string DACs followed by an output buffer amplifier. Figure 37 shows a block diagram of the DAC architecture.


Figure 37. DAC Architecture
Since the input coding to the DAC is straight binary, the ideal output voltage is given by

$$
V_{O U T} \quad V_{D D} \times\left(\frac{D}{2^{n}}\right)
$$

where:
$D$ is the decimal equivalent of the binary code that is loaded to the DAC register; it can range from 0 to 255 (AD5602), 0 to 1023 (AD5612), or 0 to 4095 (AD5622).
$n$ is the bit resolution of the DAC.

## RESISTOR STRING

The resistor string structure is shown in Figure 38. It is simply a string of resistors, each of value R. The code loaded to the DAC register determines at which node on the string the voltage is tapped off to be fed into the output amplifier. The voltage is
tapped off by closing one of the switches connecting the string to the amplifier. Because it is a string of resistors, it is guaranteed monotonic.


Figure 38. Resistor String Structure

## OUTPUT AMPLIFIER

The output buffer amplifier is capable of generating rail-to-rail voltages on its output, giving an output range of 0 V to $\mathrm{V}_{\mathrm{DD}}$. It is capable of driving a load of $2 \mathrm{k} \Omega$ in parallel with 1000 pF to GND. The source and sink capabilities of the output amplifier can be seen in Figure 27. The slew rate is $0.5 \mathrm{~V} / \mu \mathrm{s}$ with a halfscale settling time of $5 \mu \mathrm{~s}$ with the output unloaded.

## SERIAL INTERFACE

The AD5602/AD5612/AD5622 have 2 -wire $\mathrm{I}^{2} \mathrm{C}$-compatible serial interfaces (refer to $I^{2} C$-Bus Specification, Version 2.1, January 2000, available from Philips Semiconductor). The AD5602/AD5612/AD5622 can be connected to an $\mathrm{I}^{2} \mathrm{C}$ bus as a slave device, under the control of a master device. See Figure 2 for a timing diagram of a typical write sequence.
The AD5602/AD5612/AD5622 support standard ( 100 kHz ), fast ( 400 kHz ), and high speed ( 3.4 MHz ) data transfer modes. Support is not provided for 10-bit addressing and general call addressing.

The AD5602/AD5612/AD5622 each have a 7-bit slave address. The five MSBs are 00011 and the two LSBs are determined by the state of the ADDR pin. The facility to make hardwired changes to ADDR allows the user to incorporate up to three of these devices on one bus as outlined in Table 7.

The 2-wire serial bus protocol operates as follows:

1. The master initiates data transfer by establishing a start condition, which is when a high-to-low transition on the SDA line occurs while SCL is high. The following byte is the address byte, which consists of the 7 -bit slave address. The slave address corresponding to the transmitted address responds by pulling SDA low during the ninth clock pulse (this is termed the acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to, or read from, its shift register.
2. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL.


Figure 39. AD5602 Input Register Contents
DB15 (MSB) DB0 (LSB)


Figure 40. AD5612 Input Register Contents


Figure 41. AD5622 Input Register Contents

## AD5602/AD5612/AD5622

## POWER-ON RESET

The AD5602/AD5612/AD5622 each contain a power-on reset circuit that controls the output voltage during power-up. The DAC register is filled with zeros and the output voltage is 0 V where it remains until a valid write sequence is made to the DAC. This is useful in applications where it is important to know the state of the DAC output while it is in the process of powering up.

## POWER-DOWN MODES

The AD5602/AD5612/AD5622 each contain four separate modes of operation. These modes are software-programmable by setting Bit PD1 and Bit PD0 in the control register. Table 8 shows how the state of the bits corresponds to the mode of operation of the device.

Table 8. Modes of Operation

| PD1 | PD0 | Operating Mode |
| :--- | :--- | :--- |
| 0 | 0 | Normal operation |
| 0 | 1 | Power-down $(1 \mathrm{k} \Omega$ load to GND) |
| 1 | 0 | Power-down (100 k $\Omega$ load to GND) |
| 1 | 1 | Power-down (Three-state output) |

When both bits are set to 0 , the part works normally with its usual power consumption of $100 \mu \mathrm{~A}$ maximum at 5 V . However, for the three power-down modes, the supply current falls to $<150 \mathrm{nA}$ (at 3 V ). Not only does the supply current fall, but the output stage is internally switched from the output of the amplifier to a resistor network of known values. This gives the advantage of knowing the output impedance of the part while the part is in power-down mode. There are three different options. The output is connected internally to GND through a $1 \mathrm{k} \Omega$ resistor, a $100 \mathrm{k} \Omega$ resistor, or it is left open-circuited (three-state). Figure 42 shows the output stage.


Figure 42. Output Stage During Power-Down
The bias generator, output amplifier, resistor string, and other associated linear circuitry are all shut down when the powerdown mode is activated. However, the contents of the DAC register are unaffected when in power-down. The time to exit power-down is typically $14 \mu \mathrm{~s}$ for $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ and $17 \mu \mathrm{~s}$ for $\mathrm{V}_{\mathrm{DD}}=$ 3 V (see Figure 29).

## WRITE OPERATION

When writing to the AD5602/AD5612/AD5622, the user must begin with a start command followed by an address byte $(R / \bar{W}=$ 0 ), after which the DAC acknowledges that it is prepared to receive data by pulling SDA low.

Two bytes of data are then written to the DAC, the most significant byte followed by the least significant byte as shown in Figure 40; both of these data bytes are acknowledged by the AD5602/AD5612/AD5622. A stop condition follows. The write operations for the three DACs are shown in Figure 43, Figure 44, and Figure 45.


Figure 43. AD5602 Write Sequence


Figure 44. AD5612 Write Sequence


Figure 45. AD5622 Write Sequence

## READ OPERATION

When reading data back from the AD5602/AD5612/AD5622, the user begins with a start command followed by an address byte ( $\mathrm{R} / \overline{\mathrm{W}}=1$ ), after which the DAC acknowledges that it is
prepared to transmit data by pulling SDA low. Two bytes of data are then read from the DAC, which are both acknowledged by the master as shown in Figure 46, Figure 47, and Figure 48. A stop condition follows.


Figure 46. AD5602 Read Sequence


Figure 47. AD5612 Read Sequence


Figure 48. AD5622 Read Sequence

## HIGH SPEED MODE

High speed mode communication commences after the master addresses all devices connected to the bus with the Master Code 00001XXX to indicate that a high speed mode transfer is to begin. No device connected to the bus is permitted to acknowledge the high speed master code, therefore, the code is followed by a no acknowledge. The master must then issue a


Figure 49. Placing the AD5602/AD5612/AD5622 into High Speed Mode

## APPLICATIONS

## CHOOSING A REFERENCE AS POWER SUPPLY

The AD5602/AD5612/AD5622 come in tiny LFCSP and SC70 packages with less than $100 \mu \mathrm{~A}$ supply current, thereby making the choice of reference dependent upon the application requirement. For space-saving applications, the ADR425 is available in an SC70 package with excellent drift at $3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. It also provides very good noise performance at $3.4 \mu \mathrm{~V}$ p-p in the 0.1 Hz to 10 Hz range.

Because the supply current required by the AD5602/AD5612/ AD5622 DACs is extremely low, they are ideal for low supply applications. The ADR293 voltage reference is recommended in this case. This requires $15 \mu \mathrm{~A}$ of quiescent current and can therefore drive multiple DACs in the one system, if required.


Figure 50. ADR425 as Power Supply
Examples of some recommended precision references for use as supplies to the AD5602/AD5612/AD5622 are shown in Table 9.
Table 9. Recommended Precision References

| Part No. | Initial Accuracy (mV max) | Temperature Drift (ppm/ ${ }^{\circ} \mathrm{C}$ max) | 0.1 Hz to 10 Hz Noise ( $\mu \mathrm{V}$ p-p typ) |
| :---: | :---: | :---: | :---: |
| ADR435 | $\pm 6$ | 3 | 3.4 |
| ADR425 | $\pm 6$ | 3 | 3.4 |
| ADR02 | $\pm 5$ | 3 | 15 |
| ADR395 | $\pm 6$ | 25 | 5 |

## BIPOLAR OPERATION

The AD5602/AD5612/AD5622 have been designed for singlesupply operation, but a bipolar output range is also possible using the circuit in Figure 51. The circuit in Figure 51 gives an output voltage range of $\pm 5 \mathrm{~V}$. Rail-to-rail operation at the amplifier output is achievable using an AD820 or an OP295 as the output amplifier.
The output voltage for any input code can be calculated as

$$
V_{O}\left[V_{D D} \times=\left(\frac{D}{2^{n}}\right) \times\left(\frac{R 1+R 2}{R 1}\right) \quad V_{D D} \times\left(\frac{R 2}{R 1}\right)\right]
$$

where:
$D$ represents the input code in decimal. $n$ represents the bit resolution of the DAC.

With $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{R} 1=\mathrm{R} 2=10 \mathrm{k} \Omega$

$$
V_{O}=\left(\frac{10 \times D}{2^{n}}\right)-5 \mathrm{~V}
$$

This is an output voltage range of $\pm 5 \mathrm{~V}$ with $0 \times 000$ corresponding to a -5 V output, and 0 xFFF corresponding to a +5 V output.


Figure 51. Bipolar Operation with the AD5602/AD5612/AD5622

## POWER SUPPLY BYPASSING AND GROUNDING

When accuracy is important in a circuit, it is helpful to carefully consider the power supply and ground return layout on the board. The printed circuit board containing the AD5602/ AD5612/AD5622 should have separate analog and digital sections, each having its own area of the board. If the AD5602, AD5612, or AD5622 is in a system where other devices require an AGND to DGND connection, the connection should be made at one point only. This ground point should be as close as possible to the AD5602/AD5612/AD5622.

The power supply to the AD5602/AD5612/AD5622 should be bypassed with $10 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$ capacitors. The capacitors should be physically as close as possible to the device with the $0.1 \mu \mathrm{~F}$ capacitor ideally right up against the device. The $10 \mu \mathrm{~F}$ capacitors are the tantalum bead type. It is important that the $0.1 \mu \mathrm{~F}$ capacitor has low effective series resistance (ESR) and effective series inductance (ESI), such as common ceramic types. This $0.1 \mu \mathrm{~F}$ capacitor provides a low impedance path to ground for high frequencies caused by transient currents due to internal logic switching.

The power supply line should have as large a trace as possible to provide a low impedance path and reduce glitch effects on the supply line. Clocks and other fast switching digital signals should be shielded from other parts of the board by digital ground. Avoid crossover of digital and analog signals if possible. When traces cross on opposite sides of the board, ensure that they run at right angles to each other to reduce feedthrough effects through the board. The best board layout technique is the microstrip technique where the component side of the board is dedicated to the ground plane only and the signal traces are placed on the solder side. However, the microstrip technique is not always possible with a 2-layer board.

## OUTLINE DIMENSIONS



Figure 52. 6-Lead Thin Shrink Small Outline Transistor Package [SC70] (KS-6)
Dimensions shown in millimeters


ORDERING GUIDE

| Model ${ }^{1,2}$ | INL (max) | ${ }^{12}$ C Interface <br> Modes <br> Supported | Temperature Range | Power Supply Range | Package Description | Package Option | Branding |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD5602YKSZ-1500RL7 | $\pm 0.5$ LSB | Standard, fast and high speed | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7V to 5.5V | 6-Lead SC70 | KS-6 | D5W |
| AD5602YKSZ-1REEL7 | $\pm 0.5$ LSB | Standard, fast and high speed | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7V to 5.5 V | 6-Lead SC70 | KS-6 | D5W |
| AD5602BKSZ-2500RL7 | $\pm 0.5$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.7 V to 5.5 V | 6-Lead SC70 | KS-6 | D5X |
| AD5602BKSZ-2REEL7 | $\pm 0.5$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.7 V to 5.5 V | 6-Lead SC70 | KS-6 | D5X |
| AD5602BCPZ-2-RL7 | $\pm 0.5$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.7 V to 5.5 V | 6 Lead LFCSP_WD | CP-6-5 | D0 |
| AD5602YKSZ-2500RL7 | $\pm 0.5$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7 V to 5.5 V | 6-Lead SC70 | KS-6 | D5Y |
| AD5602YKSZ-2REEL7 | $\pm 0.5$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7 V to 5.5 V | 6-Lead SC70 | KS-6 | D5Y |
| AD5612YKSZ-1500RL7 | $\pm 0.5$ LSB | Standard, fast, and high speed | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7 V to 5.5 V | 6-Lead SC70 | KS-6 | D5T |
| AD5612YKSZ-1REEL7 | $\pm 0.5$ LSB | Standard, fast, and high speed | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7 V to 5.5 V | 6-Lead SC70 | KS-6 | D5T |
| AD5612BKSZ-2500RL7 | $\pm 0.5$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.7 V to 5.5 V | 6-Lead SC70 | KS-6 | D5U |
| AD5612BKSZ-2REEL7 | $\pm 0.5$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.7 V to 5.5 V | 6-Lead SC70 | KS-6 | D5U |
| AD5612AKSZ-2500RL7 | $\pm 4$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.7 V to 5.5 V | 6-Lead SC70 | KS-6 | D60 |
| AD5612AKSZ-2REEL7 | $\pm 4$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.7 V to 5.5 V | 6-Lead SC70 | KS-6 | D60 |
| AD5612ACPZ-2-RL7 | $\pm 4$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.7 V to 5.5 V | 6 Lead LFCSP_WD | CP-6-5 | D2 |
| AD5612YKSZ-2500RL7 | $\pm 0.5$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7 V to 5.5 V | 6-Lead SC70 | KS-6 | D5S |
| AD5612YKSZ-2REEL7 | $\pm 0.5$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7 V to 5.5 V | 6-Lead SC70 | KS-6 | D5S |
| AD5622YKSZ-1500RL7 | $\pm 2$ LSB | Standard, fast, and high speed | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7 V to 5.5 V | 6-Lead SC70 | KS-6 | D5M |
| AD5622YKSZ-1REEL7 | $\pm 2$ LSB | Standard, fast, and high speed | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7V to 5.5 V | 6-Lead SC70 | KS-6 | D5M |
| AD5622BKSZ-2500RL7 | $\pm 2$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.7 V to 5.5 V | 6-Lead SC70 | KS-6 | D5N |
| AD5622BKSZ-2REEL7 | $\pm 2$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.7 V to 5.5 V | 6-Lead SC70 | KS-6 | D5N |
| AD5622ACPZ-2-RL7 | $\pm 6$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.7 V to 5.5 V | 6 Lead LFCSP_WD | CP-6-5 | D1 |
| AD5622YKSZ-2500RL7 | $\pm 2$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7 V to 5.5 V | 6-Lead SC70 | KS-6 | D5P |
| AD5622YKSZ-2REEL7 | $\pm 2$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7 V to 5.5 V | 6-Lead SC70 | KS-6 | D5P |
| AD5622WKSZ-1500RL7 | $\pm 6$ LSB | Standard, fast, and high speed | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7 V to 5.5 V | 6-Lead SC70 | KS-6 | D5Q |
| AD5622WKSZ-1REEL7 | $\pm 6 \mathrm{LSB}$ | Standard, fast, and high speed | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7V to 5.5 V | 6-Lead SC70 | KS-6 | D5Q |
| AD5622AKSZ-2500RL7 | $\pm 6 \mathrm{LSB}$ | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.7 V to 5.5 V | 6-Lead SC70 | KS-6 | D5R |
| AD5622AKSZ-2REEL7 | $\pm 6$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.7 V to 5.5 V | 6-Lead SC70 | KS-6 | D5R |

${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.
${ }^{2}$ W = Qualified for Automotive Applications

## AUTOMOTIVE PRODUCTS

The AD5622WKSZ models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

## NOTES

Purchase of licensed $I^{2} C$ components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips $I^{2} C$ Patent Rights to use these components in an $I^{2} C$ system, provided that the system conforms to the $I^{2} C$ Standard Specification as defined by Philips.


[^0]:    ${ }^{1}$ See Figure 2. High speed mode timing specification applies to the AD5602-1/AD5612-1/AD5622-1 only. Standard and fast mode timing specifications apply to the AD5602-1/AD5612-1/AD5622-1 and AD5602-2/AD5612-2/AD5622-2.
    ${ }^{2} C_{B}$ refers to the capacitance on the bus line.
    ${ }^{3}$ The SDA and SCL timing is measured with the input filters enabled. Switching off the input filters improves the transfer rate but has a negative effect on EMC behavior of the part.
    ${ }^{4}$ Input filtering on the SCL and SDA inputs suppress noise spikes that are less than 50 ns for fast mode or 10 ns for high speed mode.

