**100-Pin TQFP
Commercial Temp
Industrial Temp**

18Mb Pipelined and Flow Through
Synchronous NBT SRAM

**250 MHz–150 MHz
1.8 V V_{DD}
1.8 V I/O**

Features

- NBT (No Bus Turn Around) functionality allows zero wait read-write-read bus utilization; Fully pin-compatible with both pipelined and flow through NtRAM™, NoBL™ and ZBT™ SRAMs
- 1.8 V +10%/–10% core power supply
- 1.8 V I/O supply
- User-configurable Pipeline and Flow Through mode
- $\overline{LBO}$ pin for Linear or Interleave Burst mode
- Pin compatible with 2M, 4M, and 8M devices
- Byte write operation (9-bit Bytes)
- 3 chip enable signals for easy depth expansion
- ZZ Pin for automatic power-down
- JEDEC-standard 100-lead TQFP package
- Pb-Free 100-lead TQFP package available

Functional Description

The GS8160ZV18/36BT is an 18Mbit Synchronous Static SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other pipelined read/double late write or flow through read/ single late write SRAMs, allow utilization of all available bus bandwidth by eliminating the need to insert deselect cycles when the device is switched from read to write cycles.

Because it is a synchronous device, address, data inputs, and read/ write control inputs are captured on the rising edge of the input clock. Burst order control ($\overline{LBO}$) must be tied to a power rail for proper operation. Asynchronous inputs include the Sleep mode enable (ZZ) and Output Enable. Output Enable can be used to override the synchronous control of the output drivers and turn the RAM's output drivers off at any time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off-chip write pulse generation required by asynchronous SRAMs and simplifies input signal timing.

The GS8160ZV18/36BT may be configured by the user to operate in Pipeline or Flow Through mode. Operating as a pipelined synchronous device, meaning that in addition to the rising edge triggered registers that capture input signals, the device incorporates a rising-edge-triggered output register. For read cycles, pipelined SRAM output data is temporarily stored by the edge triggered output register during the access cycle and then released to the output drivers at the next rising edge of clock.

The GS8160ZV18/36BT is implemented with GSI's high performance CMOS technology and is available in a JEDEC-standard 100-pin TQFP package.

Parameter Synopsis

		-250	-200	-150	Unit
Pipeline 3-1-1-1	t_{KQ}	2.5	3.0	3.8	ns
	tCycle	4.0	5.0	6.7	ns
	Curr (x18)	280	230	185	mA
	Curr (x32/x36)	330	270	210	mA
Flow Through 2-1-1-1	t_{KQ}	5.5	6.5	7.5	ns
	tCycle	5.5	6.5	7.5	ns
	Curr (x18)	210	185	170	mA
	Curr (x32/x36)	240	205	190	mA

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

GS8160ZV18BT Pinout

Top pins (left to right, pins 100–81): A, A, $\overline{E}_1$, $\overline{E}_2$, NC, NC, $\overline{B}_B$, $\overline{B}_A$, $\overline{E}_3$, V_{DD}, V_{SS}, CK, $\overline{W}$, $\overline{CKE}$, $\overline{G}$, ADV, A, A, A, A

Left pins		Center	Right pins	
NC	1		80	A
NC	2		79	NC
NC	3		78	NC
V_{DDQ}	4		77	V_{DDQ}
V_{SS}	5		76	V_{SS}
NC	6		75	NC
NC	7		74	DQP_A
DQ_B	8		73	DQ_A
DQ_B	9		72	DQ_A
V_{SS}	10		71	V_{SS}
V_{DDQ}	11	1M x 18	70	V_{DDQ}
DQ_B	12	Top View	69	DQ_A
DQ_B	13		68	DQ_A
$\overline{FT}$	14		67	V_{SS}
V_{DD}	15		66	NC
V_{DD}	16		65	V_{DD}
V_{SS}	17		64	ZZ
DQ_B	18		63	DQ_A
DQ_B	19		62	DQ_A
V_{DDQ}	20		61	V_{DDQ}
V_{SS}	21		60	V_{SS}
DQ_B	22		59	DQ_A
DQ_B	23		58	DQ_A
DQP_B	24		57	NC
NC	25		56	NC
V_{SS}	26		55	V_{SS}
V_{DDQ}	27		54	V_{DDQ}
NC	28		53	NC
NC	29		52	NC
NC	30		51	NC

Bottom pins (left to right, pins 31–50): $\overline{LBO}$, A, A, A, A, A_1, A_0, NC, NC, V_{SS}, V_{DD}, NC, NC, A, A, A, A, A, A, A

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

GS8160ZV36BT Pinout

512K x 36
Top View

Left side (pins 1–30):
DQP_C 1, DQ_C 2, DQ_C 3, V_DDQ 4, V_SS 5, DQ_C 6, DQ_C 7, DQ_C 8, DQ_C 9, V_SS 10, V_DDQ 11, DQ_C 12, DQ_C 13, $\overline{FT}$ 14, V_DD 15, V_DD 16, V_SS 17, DQ_D 18, DQ_D2 19, V_DDQ 20, V_SS 21, DQ_D 22, DQ_D 23, DQ_D 24, DQ_D 25, V_SS 26, V_DDQ 27, DQ_D 28, DQ_D 29, DQP_D 30

Right side (pins 51–80):
DQP_B 80, DQ_B 79, DQ_B 78, V_DDQ 77, V_SS 76, DQ_B 75, DQ_B 74, DQ_B 73, DQ_B 72, V_SS 71, V_DDQ 70, DQ_B 69, DQ_B 68, V_SS 67, NC 66, V_DD 65, ZZ 64, DQ_A 63, DQ_A 62, V_DDQ 61, V_SS 60, DQ_A 59, DQ_A 58, DQ_A 57, DQ_A 56, V_SS 55, V_DDQ 54, DQ_A 53, DQ_A 52, DQP_A 51

Top side (pins 81–100):
A, A, $\overline{E_1}$, $\overline{E_2}$, $\overline{B_D}$, $\overline{B_C}$, $\overline{B_B}$, $\overline{B_A}$, $\overline{E_3}$, V_DD, V_SS, CK, $\overline{W}$, $\overline{CKE}$, $\overline{G}$, ADV, A, A, A, A

Bottom side (pins 31–50):
$\overline{LBO}$, A, A, A, A, A_1, A_0, NC, NC, V_SS, V_DD, NC, NC, A, A, A, A, A, A, A

100-Pin TQFP Pin Descriptions

Symbol	Type	Description
A_0, A_1	In	Burst Address Inputs; Preload the burst counter
A	In	Address Inputs
CK	In	Clock Input Signal
$\overline{B}_A$	In	Byte Write signal for data inputs DQ_{A1}-DQ_{A9}; active low
$\overline{B}_B$	In	Byte Write signal for data inputs DQ_{B1}-DQ_{B9}; active low
$\overline{B}_C$	In	Byte Write signal for data inputs DQ_{C1}-DQ_{C9}; active low
$\overline{B}_D$	In	Byte Write signal for data inputs DQ_{D1}-DQ_{D9}; active low
$\overline{W}$	In	Write Enable; active low
$\overline{E}_1$	In	Chip Enable; active low
E_2	In	Chip Enable; Active High. For self decoded depth expansion
$\overline{E}_3$	In	Chip Enable; Active Low. For self decoded depth expansion
$\overline{G}$	In	Output Enable; active low
ADV	In	Advance/Load; Burst address counter control pin
$\overline{CKE}$	In	Clock Input Buffer Enable; active low
NC	—	No Connect
DQ_A	I/O	Byte A Data Input and Output pins
DQ_B	I/O	Byte B Data Input and Output pins
DQ_C	I/O	Byte C Data Input and Output pins
DQ_D	I/O	Byte D Data Input and Output pins
ZZ	In	Power down control; active high
$\overline{FT}$	In	Pipeline/Flow Through Mode Control; active low
$\overline{LBO}$	In	Linear Burst Order; active low
V_{DD}	In	Core power supply
V_{SS}	In	Ground
V_{DDQ}	In	Output driver power supply
NC	—	No Connect

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

GS8160ZV18/36B NBT SRAM Functional Block Diagram

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Functional Details

Clocking

Deassertion of the Clock Enable ($\overline{\text{CKE}}$) input blocks the Clock input from reaching the RAM's internal circuits. It may be used to suspend RAM operations. Failure to observe Clock Enable set-up or hold requirements will result in erratic operation.

Pipeline Mode Read and Write Operations

All inputs (with the exception of Output Enable, Linear Burst Order and Sleep) are synchronized to rising clock edges. Single cycle read and write operations must be initiated with the Advance/$\overline{\text{Load}}$ pin (ADV) held low, in order to load the new address. Device activation is accomplished by asserting all three of the Chip Enable inputs ($\overline{\text{E}}_1$, E_2 and $\overline{\text{E}}_3$). Deassertion of any one of the Enable inputs will deactivate the device.

Function	$\overline{\text{W}}$	$\overline{\text{B}}_A$	$\overline{\text{B}}_B$	$\overline{\text{B}}_C$	$\overline{\text{B}}_D$
Read	H	X	X	X	X
Write Byte "a"	L	L	H	H	H
Write Byte "b"	L	H	L	H	H
Write Byte "c"	L	H	H	L	H
Write Byte "d"	L	H	H	H	L
Write all Bytes	L	L	L	L	L
Write Abort/NOP	L	H	H	H	H

Read operation is initiated when the following conditions are satisfied at the rising edge of clock: $\overline{\text{CKE}}$ is asserted Low, all three chip enables ($\overline{\text{E}}_1$, E_2, and $\overline{\text{E}}_3$) are active, the write enable input signals $\overline{\text{W}}$ is deasserted high, and ADV is asserted low. The address presented to the address inputs is latched in to address register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the next rising edge of clock the read data is allowed to propagate through the output register and onto the output pins.

Write operation occurs when the RAM is selected, $\overline{\text{CKE}}$ is asserted low, and the Write input is sampled low at the rising edge of clock. The Byte Write Enable inputs ($\overline{\text{B}}_A$, $\overline{\text{B}}_B$, $\overline{\text{B}}_C$, & $\overline{\text{B}}_D$) determine which bytes will be written. All or none may be activated. A write cycle with no Byte Write inputs active is a no-op cycle. The pipelined NBT SRAM provides double late write functionality, matching the write command versus data pipeline length (2 cycles) to the read command versus data pipeline length (2 cycles). At the first rising edge of clock, Enable, Write, Byte Write(s), and Address are registered. The Data In associated with that address is required at the third rising edge of clock.

Flow Through Mode Read and Write Operations

Operation of the RAM in Flow Through mode is very similar to operations in Pipeline mode. Activation of a Read Cycle and the use of the Burst Address Counter is identical. In Flow Through mode the device may begin driving out new data immediately after new address are clocked into the RAM, rather than holding new data until the following (second) clock edge. Therefore, in Flow Through mode the read pipeline is one cycle shorter than in Pipeline mode.

Write operations are initiated in the same way, but differ in that the write pipeline is one cycle shorter as well, preserving the ability to turn the bus from reads to writes without inserting any dead cycles. While the pipelined NBT RAMs implement a double late write protocol, in Flow Through mode a single late write protocol mode is observed. Therefore, in Flow Through mode, address and control are registered on the first rising edge of clock and data in is required at the data input pins at the second rising edge of clock.

Synchronous Truth Table

Operation	Type	Address	CK	$\overline{CKE}$	ADV	$\overline{W}$	$\overline{Bx}$	$\overline{E_1}$	E_2	$\overline{E_3}$	$\overline{G}$	ZZ	DQ	Notes
Read Cycle, Begin Burst	R	External	L-H	L	L	H	X	L	H	L	L	L	Q	
Read Cycle, Continue Burst	B	Next	L-H	L	H	X	X	X	X	X	L	L	Q	1,10
NOP/Read, Begin Burst	R	External	L-H	L	L	H	X	L	H	L	H	L	High-Z	2
Dummy Read, Continue Burst	B	Next	L-H	L	H	X	X	X	X	X	H	L	High-Z	1,2,10
Write Cycle, Begin Burst	W	External	L-H	L	L	L	L	L	H	L	X	L	D	3
Write Cycle, Continue Burst	B	Next	L-H	L	H	X	L	X	X	X	X	L	D	1,3,10
Write Abort, Continue Burst	B	Next	L-H	L	H	X	H	X	X	X	X	L	High-Z	1,2,3,10
Deselect Cycle, Power Down	D	None	L-H	L	L	X	X	H	X	X	X	L	High-Z	
Deselect Cycle, Power Down	D	None	L-H	L	L	X	X	X	X	H	X	L	High-Z	
Deselect Cycle, Power Down	D	None	L-H	L	L	X	X	X	L	X	X	L	High-Z	
Deselect Cycle	D	None	L-H	L	L	L	H	L	H	L	X	L	High-Z	1
Deselect Cycle, Continue	D	None	L-H	L	H	X	X	X	X	X	X	L	High-Z	1
Sleep Mode		None	X	X	X	X	X	X	X	X	X	H	High-Z	
Clock Edge Ignore, Stall		Current	L-H	H	X	X	X	X	X	X	X	L	-	4

Notes:
1. Continue Burst cycles, whether read or write, use the same control inputs. A Deselect continue cycle can only be entered into if a Deselect cycle is executed first.
2. Dummy Read and Write abort can be considered NOPs because the SRAM performs no operation. A Write abort occurs when the $\overline{W}$ pin is sampled low but no Byte Write pins are active so no write operation is performed.
3. $\overline{G}$ can be wired low to minimize the number of control signals provided to the SRAM. Output drivers will automatically turn off during write cycles.
4. If $\overline{CKE}$ High occurs during a pipelined read cycle, the DQ bus will remain active (Low Z). If $\overline{CKE}$ High occurs during a write cycle, the bus will remain in High Z.
5. X = Don't Care; H = Logic High; L = Logic Low; $\overline{Bx}$ = High = All Byte Write signals are high; $\overline{Bx}$ = Low = One or more Byte/Write signals are Low
6. All inputs, except $\overline{G}$ and ZZ must meet setup and hold times of rising clock edge.
7. Wait states can be inserted by setting $\overline{CKE}$ high.
8. This device contains circuitry that ensures all outputs are in High Z during power-up.
9. A 2-bit burst counter is incorporated.
10. The address counter is incriminated for all Burst continue cycles.

Pipeline and Flow Through Read Write Control State Diagram

Key

Input Command Code

f Transition

Current State (n)   Next State (n+1)

Notes:

1. The Hold command ($\overline{CKE}$ Low) is not shown because it prevents any state change.

2. W, R, B and D represent input command codes, as indicated in the Synchronous Truth Table.

Clock (CK)

Command

Current State   Next State

Current State and Next State Definition for Pipeline and Flow Through Read/Write Control State Diagram

Pipeline Mode Data I/O State Diagram

Key

Input Command Code

f Transition   Transition

Current State (n)   Intermediate State (N+1)   Next State (n+2)

Notes:

1. The Hold command ($\overline{\text{CKE}}$ Low) is not shown because it prevents any state change.

2. W, R, B, and D represent input command codes as indicated in the Truth Tables.

Clock (CK)

Command

Current State   Intermediate State   Next State

Current State and Next State Definition for Pipeline Mode Data I/O State Diagram

Flow Through Mode Data I/O State Diagram

Key

Input Command Code

f Transition

Current State (n)   Next State (n+1)

Notes

1. The Hold command ($\overline{CKE}$ Low) is not shown because it prevents any state change.

2. W, R, B and D represent input command codes as indicated in the Truth Tables.

Clock (CK)

Command

Current State   Next State

Current State and Next State Definition for: Pipeline and Flow Through Read Write Control State Diagram

Burst Cycles

Although NBT RAMs are designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from read to write, multiple back-to-back reads or writes may also be performed. NBT SRAMs provide an on-chip burst address generator that can be utilized, if desired, to further simplify burst read or write implementations. The ADV control pin, when driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into Load mode.

Burst Order

The burst address counter wraps around to its initial state after four addresses (the loaded address and three more) have been accessed.   The burst sequence is determined by the state of the Linear Burst Order pin ($\overline{\text{LBO}}$). When this pin is low, a linear burst sequence is selected. When the RAM is installed with the LBO pin tied high, Interleaved burst sequence is selected. See the tables below for details.

Mode Pin Functions

Mode Name	Pin Name	State	Function
Burst Order Control	$\overline{\text{LBO}}$	L	Linear Burst
		H	Interleaved Burst
Output Register Control	$\overline{\overline{\text{FT}}}$	L	Flow Through
		H or NC	Pipeline
Power Down Control	ZZ	L or NC	Active
		H	Standby, $I_{DD} = I_{SB}$

Note:

There is a pull-up device on the $\overline{\text{FT}}$ pin and a pull-down device on the ZZ pin, so those input pins can be unconnected and the chip will operate in the default states as specified in the above tables.

Burst Counter Sequences

Linear Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	10	11	00
3rd address	10	11	00	01
4th address	11	00	01	10

Note:
The burst counter wraps to initial state on the 5th clock.

Interleaved Burst Sequence

|	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	00	11	10
3rd address	10	11	00	01
4th address	11	10	01	00

Note:
The burst counter wraps to initial state on the 5th clock.

BPR 1999.05.18

Sleep Mode

During normal operation, ZZ must be pulled low, either by the user or by it's internal pull down resistor. When ZZ is pulled high, the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates normally after ZZ recovery time.

Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to $I_{SB}2$. The duration of Sleep mode is dictated by the length of time the ZZ is in a high state. After entering Sleep mode, all inputs except ZZ become disabled and all outputs go to High-Z The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode. When the ZZ pin is driven high, $I_{SB}2$ is guaranteed after the time tZZI is met. Because ZZ is an asynchronous input, pending operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated until valid pending operations are completed. Similarly, when exiting Sleep mode during tZZR, only a deselect or read commands may be applied while the SRAM is recovering from Sleep mode.

Sleep Mode Timing Diagram

Designing for Compatibility

The GSI NBT SRAMs offer users a configurable selection between Flow Through mode and Pipeline mode via the $\overline{FT}$ signal found on Pin 14. Not all vendors offer this option, however most mark Pin 14 as V_{DD} or V_{DDQ} on pipelined parts and V_{SS} on flow through parts. GSI NBT SRAMs are fully compatible with these sockets.

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Absolute Maximum Ratings
(All voltages reference to V_{SS})

Symbol	Description	Value	Unit
V_{DD}	Voltage on V_{DD} Pins	−0.5 to 3.6	V
V_{DDQ}	Voltage in V_{DDQ} Pins	−0.5 to 3.6	V
$V_{I/O}$	Voltage on I/O Pins	−0.5 to V_{DDQ} +0.5 ($\leq$ 3.6 V max.)	V
V_{IN}	Voltage on Other Input Pins	−0.5 to V_{DD} +0.5 ($\leq$ 3.6 V max.)	V
I_{IN}	Input Current on Any Pin	+/−20	mA
I_{OUT}	Output Current on Any I/O Pin	+/−20	mA
P_D	Package Power Dissipation	1.5	W
T_{STG}	Storage Temperature	−55 to 125	^oC
T_{BIAS}	Temperature Under Bias	−55 to 125	^oC

Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.

Power Supply Voltage Ranges

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
1.8 V Supply Voltage	V_{DD1}	1.6	1.8	2.0	V	
1.8 V V_{DDQ} I/O Supply Voltage	V_{DDQ1}	1.6	1.8	2.0	V	

Notes:

1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.

2. Input Under/overshoot voltage must be −2 V > Vi < V_{DDn}+2 V not to exceed 3.6 V maximum, with a pulse width not to exceed 20% tKC.

Logic Levels

| Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
V_{DD} Input High Voltage	V_{IH}	$0.6*V_{DD}$	—	$V_{DD} + 0.3$	V	1
V_{DD} Input Low Voltage	V_{IL}	−0.3	—	$0.3*V_{DD}$	V	1
V_{DDQ} I/O Input High Voltage	V_{IHQ}	$0.6*V_{DD}$	—	$V_{DDQ} + 0.3$	V	1,3
V_{DDQ} I/O Input Low Voltage	V_{ILQ}	−0.3	—	$0.3*V_{DD}$	V	1,3

Notes:

1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
2. Input Under/overshoot voltage must be −2 V > Vi < V_{DDn}+2 V not to exceed 3.6 V maximum, with a pulse width not to exceed 20% tKC.
3. V_{IHQ} (max) is voltage on V_{DDQ} pins plus 0.3 V.

Undershoot Measurement and Timing

Overshoot Measurement and Timing

Capacitance

($T_A = 25^{o}C$, f = 1 MHz, V_{DD} = 2.5 V)

Parameter	Symbol	Test conditions	Typ.	Max.	Unit
Input Capacitance	C_{IN}	V_{IN} = 0 V	4	5	pF
Input/Output Capacitance	$C_{I/O}$	V_{OUT} = 0 V	6	7	pF

Note:

These parameters are sample tested.

AC Test Conditions

Parameter	Conditions
Input high level	$V_{DD} - 0.2$ V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	$V_{DD}/2$
Output reference level	$V_{DDQ}/2$
Output load	**Fig. 1**

Notes:

1. Include scope and jig capacitance.
2. Test conditions as specified with output loading as shown in **Fig. 1** unless otherwise noted.
3. Device is deselected as defined by the Truth Table.

Output Load 1

* Distributed Test Jig Capacitance

DC Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Max
Input Leakage Current (except mode pins)	I_{IL}	V_{IN} = 0 to V_{DD}	−1 uA	1 uA
ZZ Input Current	I_{IN1}	$V_{DD} \geq V_{IN} \geq V_{IH}$ $0\ V \leq V_{IN} \leq V_{IH}$	−1 uA −1 uA	1 uA 100 uA
$\overline{FT}$ Input Current	I_{IN2}	$V_{DD} \geq V_{IN} \geq V_{IL}$ $0\ V \leq V_{IN} \leq V_{IL}$	−100 uA −1 uA	1 uA 1 uA
Output Leakage Current	I_{OL}	Output Disable, V_{OUT} = 0 to V_{DD}	−1 uA	1 uA
Output High Voltage	V_{OH1}	I_{OH} = −4 mA, V_{DDQ} = 1.6 V	$V_{DDQ} - 0.4$ V	—
Output Low Voltage	V_{OL1}	I_{OL} = 4 mA, V_{DD} = 1.6 V	—	0.4 V

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Operating Currents

Parameter	Test Conditions	Mode		Symbol	-250		-200		-150		Unit
					0 to 70°C	−40 to 85°C	0 to 70°C	−40 to 85°C	0 to 70°C	−40 to 85°C	
Operating Current	Device Selected; All other inputs $\geq V_{IH}$ or $\leq V_{IL}$ Output open	(x32/ x36)	Pipeline	I_{DD} I_{DDQ}	290 40	300 40	240 30	250 30	190 20	200 20	mA
			Flow Through	I_{DD} I_{DDQ}	220 20	230 20	190 15	200 15	175 15	185 15	mA
		(x18)	Pipeline	I_{DD} I_{DDQ}	260 20	270 20	215 15	225 15	170 15	180 15	mA
			Flow Through	I_{DD} I_{DDQ}	200 10	210 10	175 10	185 10	160 10	170 10	mA
Standby Current	$ZZ \geq V_{DD} - 0.2$ V	—	Pipeline	I_{SB}	40	50	40	50	40	50	mA
			Flow Through	I_{SB}	40	50	40	50	40	50	mA
Deselect Current	Device Deselected; All other inputs $\geq V_{IH}$ or $\leq V_{IL}$	—	Pipeline	I_{DD}	85	90	75	80	60	65	mA
			Flow Through	I_{DD}	60	65	50	55	50	55	mA

Notes:
1. I_{DD} and I_{DDQ} apply to any combination of V_{DD} and V_{DDQ} operation.
2. All parameters listed are worst case scenario.

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

AC Electrical Characteristics

|	Parameter	Symbol	-250		-200		-150		Unit
			Min	Max	Min	Max	Min	Max	
Pipeline	Clock Cycle Time	tKC	4.0	—	5.0	—	6.7	—	ns
	Clock to Output Valid	tKQ	—	2.5	—	3.0	—	3.8	ns
	Clock to Output Invalid	tKQX	1.5	—	1.5	—	1.5	—	ns
	Clock to Output in Low-Z	tLZ[1]	1.5	—	1.5	—	1.5	—	ns
	Setup time	tS	1.2	—	1.4	—	1.5	—	ns
	Hold time	tH	0.2	—	0.4	—	0.5	—	ns
Flow Through	Clock Cycle Time	tKC	5.5	—	6.5	—	7.5	—	ns
	Clock to Output Valid	tKQ	—	5.5	—	6.5	—	7.5	ns
	Clock to Output Invalid	tKQX	2.0	—	2.0	—	2.0	—	ns
	Clock to Output in Low-Z	tLZ[1]	2.0	—	2.0	—	2.0	—	ns
	Setup time	tS	1.5	—	1.5	—	1.5	—	ns
	Hold time	tH	0.5	—	0.5	—	0.5	—	ns
	Clock HIGH Time	tKH	1.3	—	1.3	—	1.5	—	ns
	Clock LOW Time	tKL	1.5	—	1.5	—	1.7	—	ns
	Clock to Output in High-Z	tHZ[1]	1.5	2.5	1.5	3.0	1.5	3.0	ns
	$\overline{G}$ to Output Valid	tOE	—	2.5	—	3.0	—	3.8	ns
	$\overline{G}$ to output in Low-Z	tOLZ[1]	0	—	0	—	0	—	ns
	$\overline{G}$ to output in High-Z	tOHZ[1]	—	2.5	—	3.0	—	3.8	ns
	ZZ setup time	tZZS[2]	5	—	5	—	5	—	ns
	ZZ hold time	tZZH[2]	1	—	1	—	1	—	ns
	ZZ recovery	tZZR	20	—	20	—	20	—	ns

Notes:
1. These parameters are sampled and are not 100% tested.
2. ZZ is an asynchronous signal. However, in order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold times as specified above.

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Pipeline Mode Timing (NBT)

*Note: $\overline{E}$ = High(False) if $\overline{E1}$ = 1 or E2 = 0 or $\overline{E3}$ = 1

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Flow Through Mode Timing (NBT)

*Note: $\overline{E}$ = High(False) if $\overline{E1}$ = 1 or E2 = 0 or $\overline{E3}$ = 1

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

TQFP Package Drawing (Package T)

Symbol	Description	Min.	Nom.	Max
A1	Standoff	0.05	0.10	0.15
A2	Body Thickness	1.35	1.40	1.45
b	Lead Width	0.20	0.30	0.40
c	Lead Thickness	0.09	—	0.20
D	Terminal Dimension	21.9	22.0	22.1
D1	Package Body	19.9	20.0	20.1
E	Terminal Dimension	15.9	16.0	16.1
E1	Package Body	13.9	14.0	14.1
e	Lead Pitch	—	0.65	—
L	Foot Length	0.45	0.60	0.75
L1	Lead Length	—	1.00	—
Y	Coplanarity			0.10
θ	Lead Angle	0°	—	7°

Notes:
1. All dimensions are in millimeters (mm).
2. Package width and length do not include mold protrusion.

BPR 1999.05.18

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Ordering Information for GSI Synchronous Burst RAMs

Org	Part Number[1]	Type	Package	Speed[2] (MHz/ns)	T_A[3]	Status
1M x 18	GS8160ZV18BT-250	NBT Pipeline/Flow Through	TQFP	250/5.5	C	
1M x 18	GS8160ZV18BT-200	NBT Pipeline/Flow Through	TQFP	200/6.5	C	
1M x 18	GS8160ZV18BT-150	NBT Pipeline/Flow Through	TQFP	150/7.5	C	
512K x 36	GS8160ZV36BT-250	NBT Pipeline/Flow Through	TQFP	250/5.5	C	
512K x 36	GS8160ZV36BT-200	NBT Pipeline/Flow Through	TQFP	200/6.5	C	
512K x 36	GS8160ZV36BT-150	NBT Pipeline/Flow Through	TQFP	150/7.5	C	
1M x 18	GS8160ZV18BT-250I	NBT Pipeline/Flow Through	TQFP	250/5.5	I	
1M x 18	GS8160ZV18BT-200I	NBT Pipeline/Flow Through	TQFP	200/6.5	I	
1M x 18	GS8160ZV18BT-150I	NBT Pipeline/Flow Through	TQFP	150/7.5	I	
512K x 36	GS8160ZV36BT-250I	NBT Pipeline/Flow Through	TQFP	250/5.5	I	
512K x 36	GS8160ZV36BT-200I	NBT Pipeline/Flow Through	TQFP	200/6.5	I	
512K x 36	GS8160ZV36BT-150I	NBT Pipeline/Flow Through	TQFP	150/7.5	I	
1M x 18	GS8160ZV18BGT-250	NBT Pipeline/Flow Through	Pb-Free TQFP	250/5.5	C	
1M x 18	GS8160ZV18BGT-200	NBT Pipeline/Flow Through	Pb-Free TQFP	200/6.5	C	
1M x 18	GS8160ZV18BGT-150	NBT Pipeline/Flow Through	Pb-Free TQFP	150/7.5	C	
512K x 36	GS8160ZV36BGT-250	NBT Pipeline/Flow Through	Pb-Free TQFP	250/5.5	C	
512K x 36	GS8160ZV36BGT-200	NBT Pipeline/Flow Through	Pb-Free TQFP	200/6.5	C	
512K x 36	GS8160ZV36BGT-150	NBT Pipeline/Flow Through	Pb-Free TQFP	150/7.5	C	
1M x 18	GS8160ZV18BGT-250I	NBT Pipeline/Flow Through	Pb-Free TQFP	250/5.5	I	
1M x 18	GS8160ZV18BGT-200I	NBT Pipeline/Flow Through	Pb-Free TQFP	200/6.5	I	
1M x 18	GS8160ZV18BGT-150I	NBT Pipeline/Flow Through	Pb-Free TQFP	150/7.5	I	
512K x 36	GS8160ZV36BGT-250I	NBT Pipeline/Flow Through	Pb-Free TQFP	250/5.5	I	
512K x 36	GS8160ZV36BGT-200I	NBT Pipeline/Flow Through	Pb-Free TQFP	200/6.5	I	
512K x 36	GS8160ZV36BGT-150I	NBT Pipeline/Flow Through	Pb-Free TQFP	150/7.5	I	

Notes:

1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS8160ZV18B-200IT.
2. The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow through mode-selectable by the user.
3. T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.
4. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (www.gsitechnology.com) for a complete listing of current offerings.

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

18Mb Sync SRAM Datasheet Revision History

DS/DateRev. Code: Old; New	Types of Changes Format or Content	Page;Revisions;Reason
8160ZVxxB_r1		• Creation of new datasheet

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.