

General Description

This planar stripe MOSFET has better characteristics, such as fast switching time, low on resistance, low gate charge and excellent avalanche characteristics. It is mainly suitable for LED Lighting and switching mode power supplies.

FEATURES


- $V_{DSS} = 800V$, $I_D = 2.7A$
- Drain-Source ON Resistance : $R_{DS(ON)} = 4.2\Omega$ @ $V_{GS} = 10V$
- $Q_g(\text{typ}) = 12nC$

MAXIMUM RATING (Ta=25°C)


CHARACTERISTIC	SYMBOL	RATING	UNIT
Drain-Source Voltage	V_{DSS}	800	V
Gate-Source Voltage	V_{GSS}	± 30	V
Drain Current	@ $T_C = 25^\circ C$	I_D 2.7	A
	@ $T_C = 100^\circ C$	1.7	
	Pulsed (Note1)	I_{DP} 6*	
Single Pulsed Avalanche Energy (Note 2)	E_{AS}	175	mJ
Repetitive Avalanche Energy (Note 1)	E_{AR}	4.4	mJ
Peak Diode Recovery dv/dt (Note 3)	dv/dt	4.5	V/ns
Drain Power Dissipation	$T_C = 25^\circ C$	P_D 69.4	W
	Derate above 25°C	0.55	W/°C
Maximum Junction Temperature	T_j	150	°C
Storage Temperature Range	T_{stg}	-55 ~ 150	°C
Thermal Characteristics			
Thermal Resistance, Junction-to-Case	R_{thJC}	1.8	°C/W
Thermal Resistance, Junction-to-Ambient	R_{thJA}	110	°C/W

* : Drain current limited by maximum junction temperature.

PIN CONNECTION




KF3N80D



DIM	MILLIMETERS
A	6.60 ± 0.20
B	6.10 ± 0.20
C	5.34 ± 0.30
D	0.70 ± 0.20
E	2.70 ± 0.15
F	2.30 ± 0.10
G	0.96 MAX
H	0.90 MAX
J	1.80 ± 0.20
K	2.30 ± 0.10
L	0.50 ± 0.10
M	0.50 ± 0.10
N	0.70 MIN
O	Max 0.1

DPAK (1)

KF3N80I



DIM	MILLIMETERS
A	6.6 ± 0.2
B	6.1 ± 0.2
C	5.34 ± 0.3
D	0.7 ± 0.2
E	9.3 ± 0.3
F	2.3 ± 0.2
G	0.76 ± 0.1
H	2.3 ± 0.1
J	0.5 ± 0.1
K	1.8 ± 0.2
L	0.5 ± 0.1
M	1.0 ± 0.1
N	0.96 MAX
P	1.02 ± 0.3

1. GATE
2. DRAIN
3. SOURCE

IPAK(1)

KF3N80D/I

ELECTRICAL CHARACTERISTICS (Tc=25℃)

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Static						
Drain-Source Breakdown Voltage	BV _{DSS}	I _D =250μA, V _{GS} =0V	800	-	-	V
Breakdown Voltage Temperature Coefficient	Δ BV _{DSS} /Δ T _j	I _D =250μA, Referenced to 25℃	-	0.8	-	V/℃
Drain Cut-off Current	I _{DSS}	V _{DS} =800V, V _{GS} =0V	-	-	10	μA
Gate Threshold Voltage	V _{th}	V _{DS} =V _{GS} , I _D =250μA	2.5	-	4.5	V
Gate Leakage Current	I _{GSS}	V _{GS} =± 30V, V _{DS} =0V	-	-	± 100	nA
Drain-Source ON Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =1.35A	-	3.4	4.2	Ω
Dynamic						
Total Gate Charge	Q _g	V _{DS} =480V, I _D =3A V _{GS} =10V (Note4,5)	-	12	-	nC
Gate-Source Charge	Q _{gs}		-	6	-	
Gate-Drain Charge	Q _{gd}		-	2	-	
Turn-on Delay time	t _{d(on)}	V _{DD} =400V I _D =3A R _G =25Ω (Note4,5)	-	25	-	ns
Turn-on Rise time	t _r		-	27	-	
Turn-off Delay time	t _{d(off)}		-	60	-	
Turn-off Fall time	t _f		-	30	-	
Input Capacitance	C _{iss}	V _{DS} =25V, V _{GS} =0V, f=1.0MHz	-	520	-	pF
Output Capacitance	C _{oss}		-	60	-	
Reverse Transfer Capacitance	C _{rss}		-	9	-	
Source-Drain Diode Ratings						
Continuous Source Current	I _S	V _{GS} <V _{th}	-	-	3	A
Pulsed Source Current	I _{SP}		-	-	12	
Diode Forward Voltage	V _{SD}	I _S =2.7A, V _{GS} =0V	-	-	1.4	V
Reverse Recovery Time	t _{rr}	I _S =3A, V _{GS} =0V,	-	450	-	ns
Reverse Recovery Charge	Q _{rr}	dI _S /dt=100A/us	-	3.0	-	μC

Note 1) Repetivity rating : Pulse width limited by junction temperature.


Note 2) $L=37mH$, $I_S=3A$, $V_{DD}=50V$, $R_G=25\Omega$, Starting $T_j=25^\circ C$.

Note 3) $I_S \leq 3A$, $dI/dt \leq 100A/\mu s$, $V_{DD} \leq BV_{DSS}$, Starting $T_j=25^\circ C$.

Note 4) Pulse Test : Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.

Note 5) Essentially independent of operating temperature.

Marking



① PRODUCT NAME

② LOT NO

Fig1. $I_D - V_{DS}$




Fig2. $I_D - V_{GS}$




Fig3. $BV_{DSS} - T_j$




Fig4. $R_{DS(ON)} - I_D$




Fig5. $I_S - V_{SD}$




Fig6. $R_{DS(ON)} - T_j$




Fig 7. C - V_{DS}




Fig8. Q_g - V_{GS}




Fig9. Safe Operation Area




Fig10. I_D - T_j




Fig11. Transient Thermal Response Curve




Fig12. Gate Charge




Fig13. Single Pulsed Avalanche Energy




Fig14. Resistive Load Switching




Fig15. Source - Drain Diode Reverse Recovery and dv/dt

