

**NT128S64V88C0G**  
**128MB : 16M x 64**  
**Unbuffered SDRAM Module**



16Mx64 bit One Bank Unbuffered SDRAM Module  
 based on 16Mx8, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD

**Features**

- 168-Pin Unbuffered 8-Byte Dual In-Line Memory Module
- Intended for PC133 applications
  - Clock Frequency: 133MHz
  - Clock Cycle: 7.5ns
  - Clock Assess Time: 5.4ns
- Inputs and outputs are LVTTTL (3.3V) compatible
- Single 3.3V ± 0.3V Power Supply
- Single Pulsed RAS interface
- SDRAMs have 4 internal banks
- Module has 1 physical bank
- Fully Synchronous to positive Clock Edge
- Data Mask for Byte Read/Write control
- Auto Refresh (CBR) and Self Refresh
- Automatic and controlled Precharge commands
- Programmable Operation:
  - CAS Latency: 2, 3
  - Burst Type: Sequential or Interleave
  - Burst Length: 1, 2, 4, 8
  - Operation: Burst Read and Write or Multiple Burst Read with Single Write
- Suspend Mode and Power Down Mode
- 4096 Refresh cycles distributed across 64ms
- Gold contacts
- SDRAMs in TSOP Type II Package
- Serial Presence Detect with Write Protect

**Description**

NT128S64V88C0G-7K/75B/8B are unbuffered 168-pin Synchronous DRAM Dual In-Line Memory Modules (DIMMs) which are organized as 16Mx64 high-speed memory arrays and are configured as one 16M x 64 physical bank. The DIMMs use eight 16Mx8 SDRAMs in 400mil TSOP II pack-ages. The DIMMs achieve high-speed data transfer rates of up to 133MHz by employing a prefetch / pipeline hybrid architecture that supports the JEDEC 1N rule while allowing very low burst power.

All control, address, and data input/output circuits are synchronized with the positive edge of the externally supplied clock inputs. All inputs are sampled at the positive edge of each externally supplied clock (CK0, CK2). Internal operating modes are defined by combinations of  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ ,  $\overline{S0} / \overline{S2}$ , DQMB, and CKE0 signals. A command decoder initiates the necessary timings for each operation. A 14-bit address bus accepts address information in a row / column multiplexing arrangement.

Prior to any Access operation, the  $\overline{CAS}$  latency, burst type, burst length, and Burst operation type must be programmed into the DIMM by address inputs A0-A9 during the Mode Register Set cycle. The DIMM uses serial presence detects implemented via a serial EEPROM using the two-pin IIC protocol. The first 128 bytes of serial PD data are used by the DIMM manufacturer. The last 128 bytes are available to the customer.

**Ordering Information**

Part Number	Organization	Speed				Leads	Power
		MHz.	CL	t RCD	t RP		
NT128S64V88C0G-7K	16Mx64	143MHz	3	3	3	Gold	3.3V
		133MHz	2	2	2		
NT128S64V88C0G-75B		133MHz	3	3	3		
		100MHz	2	2	2		
NT128S64V88C0G-8B		125MHz	3	3	3		
		100MHz	2	2	2		

\* CL = CAS Latency

## Pin Description

CK0, CK2	Clock Inputs	DQ0-DQ63	Data input/output
CK1, CK3	Unused (terminated) Clock Inputs	CB0-CB7	Check Bit Data input/output
CKE0	Clock Enable	DQMB0-DQMB7	Data Mask
$\overline{\text{RAS}}$	Row Address Strobe	VDD	Power (3.3V)
$\overline{\text{CAS}}$	Column Address Strobe	VSS	Ground
$\overline{\text{WE}}$	Write Enable	NC	No Connect
$\overline{\text{S0}}, \overline{\text{S2}}$	Chip Selects	SCL	Serial Presence Detect Clock Input
A0-A9, A11	Address Inputs	SDA	Serial Presence Detect Data input/output
A10 / AP	Address Input/Autoprecharge	SA0-2	Serial Presence Detect Address Inputs
BA0, BA1	SDRAM Bank Address Inputs	WP	Serial Presence Detect Write Protect Input


## Pinout

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
1	VSS	85	VSS	29	DQMB1	113	DQMB5	57	DQ18	141	DQ50
2	DQ0	86	DQ32	30	$\overline{\text{S0}}$	114	NC	58	DQ19	142	DQ51
3	DQ1	87	DQ33	31	NC	115	$\overline{\text{RAS}}$	59	VDD	143	VDD
4	DQ2	88	DQ34	32	VSS	116	VSS	60	DQ20	144	DQ52
5	DQ3	89	DQ35	33	A0	117	A1	61	NC	145	NC
6	VDD	90	VDD	34	A2	118	A3	62	NC	146	NC
7	DQ4	91	DQ36	35	A4	119	A5	63	NC	147	NC
8	DQ5	92	DQ37	36	A6	120	A7	64	VSS	148	VSS
9	DQ6	93	DQ38	37	A8	121	A9	65	DQ21	149	DQ53
10	DQ7	94	DQ39	38	A10/AP	122	BA0	66	DQ22	150	DQ54
11	DQ8	95	DQ40	39	BA1	123	A11	67	DQ23	151	DQ55
12	VSS	96	VSS	40	VDD	124	VDD	68	VSS	152	VSS
13	DQ9	97	DQ41	41	VDD	125	*CK1	69	DQ24	153	DQ56
14	DQ10	98	DQ42	42	CK0	126	NC	70	DQ25	154	DQ57
15	DQ11	99	DQ43	43	VSS	127	VSS	71	DQ26	155	DQ58
16	DQ12	100	DQ44	44	NC	128	CKE0	72	DQ27	156	DQ59
17	DQ13	101	DQ45	45	$\overline{\text{S2}}$	129	NC	73	VDD	157	VDD
18	VDD	102	VDD	46	DQMB2	130	DQMB6	74	DQ28	158	DQ60
19	DQ14	103	DQ46	47	DQMB3	131	DQMB7	75	DQ29	159	DQ61
20	DQ15	104	DQ47	48	NC	132	NC	76	DQ30	160	DQ62
21	CB0	105	CB4	49	VDD	133	VDD	77	DQ31	161	DQ63
22	CB1	106	CB5	50	NC	134	NC	78	VSS	162	VSS
23	VSS	107	VSS	51	NC	135	NC	79	CK2	163	*CK3
24	NC	108	NC	52	CB2	136	CB6	80	NC	164	NC
25	NC	109	NC	53	CB3	137	CB7	81	WP	165	SA0
26	VDD	110	VDD	54	VSS	138	VSS	82	SDA	166	SA1
27	$\overline{\text{WE}}$	111	$\overline{\text{CAS}}$	55	DQ16	139	DQ48	83	SCL	167	SA2
28	DQMB0	112	DQMB4	56	DQ17	140	DQ49	84	VDD	168	VDD

Note: All pin assignments are consistent for all 8-byte unbuffered versions.

\*CK1 and CK3 are terminated .

**SDRAM DIMM Block Diagram** (1 Bank, 16Mx8 SDRAMs)



\* All resistor values are 10 ohms except as shown.

## Input/Output Functional Description

Symbol	Type	Signal	Polarity	Function
CK0 , CK2	Input	Pulse	Positive Edge	The system clock inputs. All of the SDRAM inputs are sampled on the rising edge of their associated clock.
CKE0	Input	Level	Active High	Activates the SDRAM CK0 and CK2 signals when high and deactivates them when low. By deactivating the clocks, CKE0 low initiates the Power Down mode, Suspend mode, or the Self-Refresh mode.
$\overline{S0}$ , $\overline{S2}$	Input	Pulse	Active Low	Enables the associated SDRAM command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
$\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$	Input	Pulse	Active Low	When sampled at the positive rising edge of the clock, $\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ define the operation to be executed by the SDRAM.
BA0, BA1	Input	Level	-	Selects which SDRAM bank is to be active.
A0 - A9 A10/AP A11	Input	Level	-	During a Bank Activate command cycle, A0-A11 defines the row address (RA0-RA11) when sampled at the rising clock edge. During a Read or Write command cycle, A0-A8 defines the column address (CA0-CA9) when sampled at the rising clock edge. In addition to the column address, AP is used to invoke Autoprecharge operation at the end of the Burst Read or Write cycle. If AP is high, autoprecharge is selected and BA0/BA1 define the bank to be precharged. If AP is low, autoprecharge is disabled. During a Precharge command cycle, AP is used in conjunction with BA0/BA1 to control which bank(s) to precharge. If AP is high all 4 banks will be precharged regardless of the state of BA0/BA1. If AP is low, then BA0/BA1 are used to define which bank to pre-charge.
DQ0 - DQ63, CB0 - CB7	Input /Output	Level	-	Data and Check Bit input/output pins operate in the same manner as on conventional DRAMs.
DQMB0 -DQMB7	Input	Pulse	Active High	The Data input/output mask places the DQ buffers in a high impedance state when sampled high. In Read mode, DQM has a latency of two clock cycles and controls the output buffers like an output enable. In Write mode, DQM has a latency of zero and operates as a byte mask by allowing input data to be written if it is low but blocks the Write operation if DQM is high.
SA0 – SA2	Input	Level	-	Address inputs. Connected to either VDD or VSS on the system board to configure the Serial Presence Detect EEPROM address.
SDA	Input /Output	Level	-	Serial Data. Bi-directional signal used to transfer data into and out of the Serial Presence Detect EEPROM. Since the SDA signal is Open Drain/Open Collector at the EEPROM, a pull-up resistor is required on the system board.
SCL	Input	Pulse	-	Serial Clock. Used to clock all Serial Presence Detect data into and out of the EEPROM. Since the SCL signal is inactive in the “high” state, a pull-up resistor is recommended on the system board.
WP	Input	Level	Active High	Hardware Write Protect. When WP is active, writing to the EEPROM array is inhibited. On the DIMM, this input is connected to the EEPROM Write Protect input and is also tied to ground through a 47K ohm pull-down resistor.
VDD , VSS	Supply			Power and ground for the module.

### Absolute Maximum Ratings

Symbol	Parameter	Rating	Units	Notes
$V_{DD}$	Power Supply Voltage	-0.3 to +4.6		
$V_{IN}$	Input Voltage	SDRAM Devices	-0.3 to $V_{DD} + 0.3$	V 1
		SPD Devices	-0.3 to +6.5	
$V_{OUT}$	Output Voltage	SDRAM Devices	-0.3 to $V_{DD} + 0.3$	
		SPD Devices	-0.3 to +6.5	
$T_A$	Operating Temperature (ambient)	0 to +70	°C	1
$T_{STG}$	Storage Temperature	-55 to +125	°C	1
$P_D$	Power Dissipation	4.9	W	1
$I_{OUT}$	Short Circuit Output Current	50	mA	1

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.  
 This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### Recommended DC Operating Conditions ( $T_A = 0$ to $70$ °C)


Symbol	Parameter	Rating			Units	Notes
		Min.	Typ.	Max.		
$V_{DD}$	Power Voltage	3.0	3.3	3.6	V	1
$V_{IH}$	Input High Voltage	2.0	-	$V_{DD} + 0.3$	V	1,2
$V_{IL}$	Input Low Voltage	-0.3	-	0.8	V	1,3

- All voltages referenced to  $V_{SS}$ .
- $V_{IH}(\text{max}) = V_{DD} / V_{DDQ} + 1.2V$  for pulse width  $\leq 5ns$
- $V_{IL}(\text{min}) = V_{SS} / V_{SSQ} - 1.2V$  for pulse width  $\leq 5ns$ .

### Capacitance ( $T_A = 25$ °C, $f = 1MHz$ , $V_{DD} = 3.3 \pm 0.3V$ )

Symbol	Parameter	Max.	Unit
$C_{I1}$	Input Capacitance (A0-A9, A10/AP, A11, BA0, BA1, $\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ )	74	pF
$C_{I2}$	Input Capacitance (CKE0)	54	
$C_{I3}$	Input Capacitance ( $\overline{S0}$ - $\overline{S2}$ )	30	
$C_{I4}$	Input Capacitance (CK0 - CK3)	40	
$C_{I5}$	Input Capacitance (DQMB0 - DQMB7)	17	
$C_{I6}$	Input Capacitance (SA0 - SA2, SCL, WP)	9	
$C_{IO1}$	Input/Output Capacitance (DQ0 - DQ63, CB0 - CB7)	10	
$C_{IO2}$	Input/Output Capacitance (SDA)	11	

### DC Output Load Circuit



**Operating, Standby, and Refresh Currents** (T<sub>A</sub>=0 to 70 °C , V<sub>DD</sub>=3.3 ± 0.3V)



Parameter	Symbol	Test condition	Speed			Unit	Note
			- 7K	- 75B	- 8B		
Operating current	I <sub>CC1</sub>	1 bank operation , t <sub>RC</sub> = t <sub>RC</sub> (min), t <sub>CK</sub> = min Active-Precharge Command cycling without burst operation	720	680	640	mA	1, 2
Precharge standby current in power-down mode	I <sub>CC2P</sub>	CKE0 ≤ V <sub>IL</sub> (max), t <sub>CK</sub> = min, $\overline{S0}, \overline{S2} = V_{IH}$ (min)	16	16	16	mA	
	I <sub>CC2PS</sub>	CKE0 ≤ V <sub>IL</sub> (max), t <sub>CK</sub> = ∞, $\overline{S0}, \overline{S2} = V_{IH}$ (min)	16	16	16	mA	
Precharge standby current in non power-down mode	I <sub>CC2N</sub>	CKE0 ≥ V <sub>IH</sub> (min), t <sub>CK</sub> = min $\overline{S0}, \overline{S2} = V_{IH}$ (min)	400	360	280	mA	3
	I <sub>CC2NS</sub>	CKE0 ≥ V <sub>IH</sub> (min), t <sub>CK</sub> = ∞, $\overline{S0}, \overline{S2} = V_{IH}$ (min)	72	72	72	mA	4
No Operating current ( Active state : 4 bank)	I <sub>CC3P</sub>	CKE0 ≤ V <sub>IL</sub> (max), t <sub>CK</sub> = min. $\overline{S0}, \overline{S2} = V_{IH}$ (min) (Power Down Mode)	72	72	72	mA	5
	I <sub>CC3N</sub>	CKE0 ≥ V <sub>IH</sub> (min), t <sub>CK</sub> = min $\overline{S0}, \overline{S2} = V_{IH}$ (min)	480	400	320	mA	3
Operating current ( Burst mode )	I <sub>CC4</sub>	t <sub>CK</sub> = min , Read/ Write command cycling, Multiple banks active, gapless data, BL=4	1080	960	810	mA	2, 6
Auto(CBR) refresh current	I <sub>CC5</sub>	t <sub>CK</sub> = min, CBR command cycling	1520	1520	1360	mA	
Self refresh current	I <sub>CC6</sub>	CKE0 ≤ 0.2V	16	16	16	mA	
Serial PD Device Standby Current	I <sub>SB</sub>	V <sub>IN</sub> = GND or V <sub>DD</sub>	30	30	30	μA	7
Serial PD Device Active Power Supply Current	I <sub>CCA</sub>	SCL Clock Frequency=100 MHz	1	1	1	μA	8

1. These parameters depend on the cycle rate and are measured with the cycle determined by the minimum value of t<sub>CK</sub> and t<sub>RC</sub>. Input signals are changed up to three times during t<sub>RC</sub> (min).
2. The specified values are obtained with the output open.
3. Input signals are changed once during three clock cycles.
4. Input signals are stable.
5. Active standby current will be higher if Clock Suspend is entered during a Burst Read cycle (add 1mA per DQ).
6. Input signals are changed once during t<sub>CK</sub>(min) .
7. V<sub>DD</sub>=3.3V
8. Input pulse levels V<sub>DD</sub> x 0.1 to V<sub>DD</sub> x 0.9, input rise and fall times 10ns, input and output timing levels V<sub>DD</sub> x 0.5, output load 1 TTL gate and CL=100pF.

**AC Characteristics** ( $T_A = 0$  to  $70$  °C ,  $V_{DD} = 3.3 \pm 0.3V$ )

1. An initial pause of 200us, with DQMB0-7 and CKE0 held high, is required after power-up. A Precharge All Banks command must be given followed by a minimum of eight Auto (CBR) Refresh cycles before or after the Mode Register Set operation.
2. The Transition time is measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IH}$  and  $V_{IL}$ ).
3. In addition to meeting the transition rate specification, the CK0, CK2, and CKE0 signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
4. AC timing tests have  $V_{IL} = 0.8V$  and  $V_{IH} = 2.0V$  with the timing referenced to the 1.40V crossover point.
5. AC measurements assume  $t_T = 1.2$  ns.

**AC Output Load Circuits**



## AC Timing Parameters

### Clock and Clock Enable Parameters

Symbol	Parameter	- 7K		- 75B		- 8B		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
tCK3	Clock Cycle Time, $\overline{\text{CAS}}$ Latency = 3	7	1000	7.5	1000	8	1000	ns	
tCK2	Clock Cycle Time, $\overline{\text{CAS}}$ Latency = 2	7.5	1000	10	1000	10	1000	ns	
tAC3(B)	Clock Access Time, $\overline{\text{CAS}}$ Latency = 3	-	5.4	-	5.4	-	6	ns	1
tAC2(B)	Clock Access Time, $\overline{\text{CAS}}$ Latency = 2	-	5.4	-	6	-	6	ns	1
tCKH	Clock High Pulse Width	2.5	-	2.5	-	3	-	ns	2
tCKL	Clock Low Pulse Width	2.5	-	2.5	-	3	-	ns	2
tCES	Clock Enable Set-up Time	1.5	-	1.5	-	2	-	ns	
tCEH	Clock Enable Hold Time	0.8	-	0.8	-	1	-	ns	
tSB	Power down mode Entry Time	0	7.5	0	7.5	0	12	ns	
tT	Transition Time (Rise and Fall)	0.5	10	0.5	10	0.5	10	ns	

1. Access time is measured at 1.4V. In AC Characteristics section, see notes.
2. t<sub>CKH</sub> is the pulse width of CLK measured from the positive edge to the negative edge referenced to V<sub>IH</sub> (min). t<sub>CKL</sub> is the pulse width of CLK measured from the negative edge to the positive edge referenced to V<sub>IL</sub> (max).

### Common Parameters

Symbol	Parameter	- 7K		- 75B		- 8B		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
tCS	Command Setup Time	1.5	-	1.5	-	2	-	ns	
tCH	Command Hold Time	0.8	-	0.8	-	1	-	ns	
tAS	Address and Bank Select Set-up Time	1.5	-	1.5	-	2	-	ns	
tAH	Address and Bank Select Hold Time	0.8	-	0.8	-	1	-	ns	
tRCD	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay	20	-	20	-	20	-	ns	1
tRC	Bank Cycle Time	60	-	67.5	-	70	-	ns	1
tRFC	Auto Refresh to Active/Auto Refresh	60	-	67.5	-	70	-		
tRAS	Active Command Period	45	100K	45	100K	50	100K	ns	1
tRP	Precharge Time	20	-	20	-	20	-	ns	1
tRRD	Bank to Bank Delay Time	15	-	15	-	20	-	ns	1
tCCD	$\overline{\text{CAS}}$ to $\overline{\text{CAS}}$ Delay Time	1	-	1	-	1	-	CLK	

1. These parameters account for the number of clock cycle and depend on the operating frequency of the clock, as follows: the number of clock cycles = specified value of timing / clock period (count fractions as a whole number).

### Mode Register Set Cycle

Symbol	Parameter	- 7K		- 75B		- 8B		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
tRSC	Mode Register Set Cycle Time	2	-	2	-	2	-	CLK	1

1. These parameters account for the number of clock cycle and depend on the operating frequency of the clock, as follows: the number of clock cycles = specified value of timing / clock period (count fractions as a whole number).



## Read Cycle

Symbol	Parameter	- 7K		- 75B		- 8B		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
tOH	Data Out Hold Time	-	-	-	-	2.5	-	ns	
		2.7	-	2.7	-	3	-	ns	
tLZ	Data Out to Low Impedance Time	0	-	0	-	0	-	ns	
tHZ3	Data Out to High Impedance Time	3	5.4	3	5.4	3	6	ns	1
tDQZ	DQM Data Out Disable Latency	2	-	2	-	2	-	CLK	

1. Referenced to the time at which the output achieves the open circuit condition, not to output voltage levels.

## Refresh Cycle

Symbol	Parameter	- 7K		- 75B		- 8B		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
tREF	Refresh Period	-	64	-	64	-	64	ms	
tSREX	Self Refresh Exit Time	10	-	10	-	10	-	ns	

## Write Cycle

Symbol	Parameter	- 7K		- 75B		- 8B		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
tDS	Data In Set-up Time	1.5	-	1.5	-	2	-	ns	
tDH	Data In Hold Time	0.8	-	0.8	-	1	-	ns	
tDPL	Data input to Precharge	15	-	15	-	15	-	ns	
tDAL3	Data In to Active Delay CAS Latency = 3	5	-	5	-	5	-	CLK	
tDAL2	Data In to Active Delay CAS Latency = 2	5	-	-	-	-	-	CLK	
tDQW	DQM Write Mask Latency	0	-	0	-	0	-	ns	

**NT128S64V88C0G**  
**128MB : 16M x 64**  
**Unbuffered SDRAM Module**



**Serial Presence Detect -- Part 1 of 2**

16Mx64 SDRAM DIMM based on 16Mx8, 4Banks, 4K Refresh, 3.3v SDRAMs with SPD

Byte	Description	SPD Entry Value			Serial PD Data Entry (Hexadecimal)			Note
		-7K	-75B	-8B	-7K	-75	-8B	
0	Number of Serial PD Bytes Written during Production	128			80			
1	Total Number of Bytes in Serial PD device	256			08			
2	Fundamental Memory Type	SDRAM			04			
3	Number of Row Addresses on Assembly	12			0C			
4	Number of Column Addresses on Assembly	10			0A			
5	Number of DIMM Bank	1			01			
6.	Data Width of Assembly	X64			40			
7	Data Width of Assembly (cont')	X64			00			
8	Voltage Interface Level of this Assembly	LVTTL			01			
9	SDRAM Device Cycle Time at CL=3	7ns	7.5ns	8ns	70	75	80	
10	SDRAM Device Access Time from Clock at CL=3	5.4ns	5.4ns	6ns	54	54	60	
11	DIMM Configuration Type	Non-Parity			00			
12	Refresh Rate/Type	SR/1x(15.625us)			80			
13	Primary SDRAM Width	X8			08			
14	Error Checking SDRAM Device Width	N/A			00			
15	SDRAM Device Attributes: Min Clk Delay, Random Col Access	1 Clock			01			
16	SDRAM Device Attributes: Burst Length Supported	1,2,4,8			0F			
17	SDRAM Device Attributes: Number of Device Banks	4			04			
18	SDRAM Device Attributes: CAS Latencies Supported	2/3	2/3	2/3	06	06	06	
19	SDRAM Device Attributes: CS Latency	0			01			
20	SDRAM Device Attributes: WE Latency	0			01			
21	SDRAM Device Attributes	Unbuffered			00			
22	SDRAM Device Attributes: General	Wr-1/Rd Burst, Precharge All, Auto-Precharge, VDD +/- 10%			0E			
23	Minimum Clock Cycle at CL=2	7.5ns	10ns	10ns	75	A0	A0	
24	Maximum Data Access Time from Clock at CL=2	5.4ns	6ns	6ns	54	60	60	
25	Minimum Clock Cycle Time at CL=1	N/A			00			
26	Maximum Data Access Time from Clock at CL=1	N/A			00			
27	Minimum Row Precharge Time(trP)	15ns	20ns	20ns	0F	14	14	
28	Minimum Row Active to Row Active delay (tRRD)	15ns	15ns	20ns	0F	0F	14	
29	Minimum RAS to CAS delay (tRCD)	15ns	20ns	20ns	0F	14	14	
30	Minimum RAS Pulse Width (tRAS)	45ns	45ns	50ns	2D	2D	32	
31	Module Bank Density	128MB			20			
32	Address and Command Setup Time Before Clock	1.5ns	1.5ns	2ns	15	15	20	
33	Address and Command Hold Time After Clock	0.8ns	0.8ns	1ns	08	08	10	
34	Data Input Setup Time Before Clock	1.5ns	1.5ns	2ns	15	15	20	
35	Data Input Hold Time After Clock	0.8ns	0.8ns	1ns	08	08	10	
36-61	Reserved	Undefined			00			
62	SPD Revision	1.2A	1.2A	1.2A	12	12	12	
63	Checksum for byte 0 - 62	Checksum Data			E9	2F	76	

**NT128S64V88C0G**  
**128MB : 16M x 64**  
**Unbuffered SDRAM Module**




**Serial Presence Detect -- Part 2 of 2**

16Mx64 SDRAM DIMM based on 16Mx8, 4Banks, 4K Refresh, 3.3V SDRAMs with SPD

Byte	Description	SPD Entry Value			Serial PD Data Entry (Hexadecimal)			Note
		-7K	-75B	-8B	-7K	-75B	-8B	
64-71	Manufacturer's JEDED ID Code	0B			7F7F7F0B00000000			3
72	Module Manufacturing Location	N/A			00			
73-90	Module Part number	N/A	N/A	N/A	00	00	00	
91-92	Module Revision Code	N/A			00			
93-94	Module Manufacturing Data	Year/Week Code			yy/ww			1,2
95-98	Module Serial Number	Serial Number			00			
99-125	Reserved	Undefined			00			
126	Modules Supports this Clock Frequency	100MHz			64			
127	Attributes for Clock Frequency defined in byte 126	CK0, CK2,CL3, CL2 Concurrent AP			AF			
128-255	Open for customer Use	Undefined			00			

1. yy= Binary coded decimal year code, 0-99(Decimal), 00-63(Hex)
2. ww= Binary coded decimal year code, 01-52(Decimal), 01-34(Hex)
3. NANYA 11decimal (bank four) 0000 1011 binary 0B Hex.

Package Dimensions



Note : All dimension in inches are typical unless otherwise stated.