## International İR Rectifier

 Referevce Design roocprool-b
## International Rectifier • 233 Kansas Street, El Segundo, CA 90245 USA

## IRDCiP1001-B, 200kHz to $300 \mathrm{kHz}, 20 \mathrm{~A}, 5 \mathrm{~V}_{\text {IN }}$ to $12 \mathrm{~V}_{\text {IN }}$ Single Phase Synchronous Buck Converter using iP1001

## Overview

In this document, Table 1 and Figure 1 are provided to enable engineers to easily evaluate the iP1001 in a single phase configuration that is capable of providing up to 20A in a lab environment without airflow. Figures 3, 4, 5 and 6 and the complete bill of materials in Table 2 are provided as a reference design to enable engineers to very quickly and easily design a single phase converter. In order to optimize this design to your specific requirements, refer to the iP1001 data sheet for guidelines on external component selection and user adjustable limits and specifications for the iP1001. Custom designs may require layout modifications.

## Demoboard Quick Start Guide

## Initial Settings:

iPOWIR"


| IRDCiP1001-B Demoboard <br> Operatng Conditions |  |  |  |
| :--- | :---: | :---: | :---: |
|  | $M$ Mn | Max |  |
| $V_{\text {IN }}$ | 4.5 V | 12 V |  |
| $\mathrm{~V}_{\text {OUT }}$ | 0.925 V | 3.3 V |  |
| $\mathrm{I}_{\text {OUT }}$ | See Fig.1 |  |  |

- The output is set to 1.3 V , but can be adjusted from 0.925 V to 2.0 V by setting SW1 according to the VID codes provided in Table 1. The output voltage can be adjusted to allow up to $3.3 \mathrm{~V}_{\text {out }}$ by adding R 3 \& R 4 with the DAC set to $2 \mathrm{~V}_{\text {out }}$. Refer to equation 1 for R 3 \& R 4 values. R 4 should be removed for output voltages below 2 V , and R 3 should be set to zero ohms (see Table 2).
- The switching frequency is centered around 300 kHz with the Freq pin floating.
- The input voltage range can be extended below $5 \mathrm{~V}_{\text {IN }}$ by populating the mini-boost circuit on the demo board. Refer to IRDCiP1001-A reference design documentation for direction on changing the configuration of the demo board.


## Procedure for Connecting and Powering Up Demoboard:

1. Apply input voltage $(5 \mathrm{~V}-12 \mathrm{~V})$ across $\mathrm{V}_{\mathbb{1}}$ and $P G N D$. The input voltage $\left(\mathrm{V}_{1 \mathrm{~N}}\right)$ pin and logic power pin $\left(\mathrm{V}_{\mathrm{DD}}\right)$ are provided as separate inputs. For $5 \mathrm{~V}_{\mathbb{I N}}$ operation only, the $\mathrm{V}_{\mathbb{I N}}$ and $\mathrm{V}_{\mathrm{DD}}$ pins can be connected together. For logic power $\left(\mathrm{V}_{\mathrm{DD}}\right)$, connect 5 V power source across +5 V (TP1) and PGND (TP2).
2. Apply load across VOUT pad and PGND pad.
3. The ENABLE pin is controlled via switch 8 on SW1. This pin is supplied in low state. Once pulled high the output is enabled.
4. Adjust load accordingly.

## IRDCiP1001-B Recommended Operating Conditions

(refer to the iP1001 datasheet for maximum operating conditions)
Input voltage: $\quad 4.5-12 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}\right.$ to 5.5 V$)$
Output voltage: $\quad$ DAC selectable between $0.925 \mathrm{~V}-2.0 \mathrm{~V}$ (with extended operating range to 3.3 V with R3 \& R4) Output current: Up to 20A depending on duty factor (refer to load line curve in Fig. 1).
Switching Freq: 200 kHz or 300 kHz selectable.


Fig. 1 - Load line curve

| D4 | D3 | D2 | D1 | D0 | Output <br> Voltage <br> (V) | D4 | D3 | D2 | D1 | D0 | Output <br> Voltage <br> (V) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 2.00 | 1 | 0 | 0 | 0 | 0 | 1.275 |
| 0 | 0 | 0 | 0 | 1 | 1.95 | 1 | 0 | 0 | 0 | 1 | 1.250 |
| 0 | 0 | 0 | 1 | 0 | 1.90 | 1 | 0 | 0 | 1 | 0 | 1.225 |
| 0 | 0 | 0 | 1 | 1 | 1.85 | 1 | 0 | 0 | 1 | 1 | 1.200 |
| 0 | 0 | 1 | 0 | 0 | 1.80 | 1 | 0 | 1 | 0 | 0 | 1.175 |
| 0 | 0 | 1 | 0 | 1 | 1.75 | 1 | 0 | 1 | 0 | 1 | 1.150 |
| 0 | 0 | 1 | 1 | 0 | 1.70 | 1 | 0 | 1 | 1 | 0 | 1.125 |
| 0 | 0 | 1 | 1 | 1 | 1.65 | 1 | 0 | 1 | 1 | 1 | 1.100 |
| 0 | 1 | 0 | 0 | 0 | 1.60 | 1 | 1 | 0 | 0 | 0 | 1.075 |
| 0 | 1 | 0 | 0 | 1 | 1.55 | 1 | 1 | 0 | 0 | 1 | 1.050 |
| 0 | 1 | 0 | 1 | 0 | 1.50 | 1 | 1 | 0 | 1 | 0 | 1.025 |
| 0 | 1 | 0 | 1 | 1 | 1.45 | 1 | 1 | 0 | 1 | 1 | 1.000 |
| 0 | 1 | 1 | 0 | 0 | 1.40 | 1 | 1 | 1 | 0 | 0 | 0.975 |
| 0 | 1 | 1 | 0 | 1 | 1.35 | 1 | 1 | 1 | 0 | 1 | 0.950 |
| 0 | 1 | 1 | 1 | 0 | 1.30 | 1 | 1 | 1 | 1 | 0 | 0.925 |
| 0 | 1 | 1 | 1 | 1 | Shutdown | 1 | 1 | 1 | 1 | 1 | Shutdown |

* Shutdown : Upon receipt of the shutdown code (per VID code table above), both FETs are turned OFF and the output is discharged as it enters UVP fault mode.

Table 1 - PWM IC Voltage Identification Codes

For output voltages above the DAC maximum setting of 2 V , refer to Equation 1 below to calculate the required resistor values for R3 \& R4 (needed in order to achieve the extended output voltage range).

Equation 1: Vout $=V_{F} \times(1+R 3 / R 4)$
where $V_{F}$ is equal to the DAC setting and $R 4$ is recommended to be $\sim 1 k \Omega$


Fig. 2-Typical Efficiency vs. Current

Refer to the following application notes for detailed guidelines and suggestions when implementing iPOWIR Technology products:

## AN-1028: Recommended Design, Integration and Rework Guidelines for International Rectifier's iPOWIR Technology BGA Packages

This paper discusses the assembly considerations that need to be taken when mounting iPOWIR BGA's on printed circuit boards. This includes soldering, pick and place, reflow, inspection, cleaning and reworking recommendations.

AN-1029: Optimizing a PCB Layout for an iPOWIR Technology Design
This paper describes how to optimize the PCB layout design for both thermal and electrical performance. This includes placement, routing, and via interconnect suggestions.

AN-1030: Applying iPOWIR Products in Your Thermal Environment
This paper explains how to use the Power Loss and SOA curves in the data sheet to validate if the operating conditions and thermal environment are within the Safe Operating Area of the iPOWIR product.

## International Ien Rectifier



Fig. 3 - Reference Design Schematic


Fig. 4 - Component Placement Top Layer


Fig. 5 - Component Placement Bottom Layer

IRDCiP1001-B (For operation $5 \mathrm{~V}_{\text {is }}$ to $12 \mathrm{~V}_{\text {iN }}$ )

| Designator | Value | Part Type | Footprint | Mfr. | Mfr. P/N |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 | 10.0uF | Capacitor, 25V, 10\%, X5R | 1812 | MuRata | GRM43-2X5R106K25A |
| C11 C12 C13 C14 | 470uF | Capacitor, 6.3V, 20\%, Tantalum | 7343 | Sanyo | 6TPB470M |
| C16 | 0.100uF | Capacitor, 50V, 10\%, X7R | 1206 | Novacap | 1206B104K500N |
| C15, C17, C18, C19, C20, C21 | - | Not Installed | - | - | - |
| D1 | 40V | Schottky Diode, 40V, 2.1A | D-64 | International Rectifier | 10MQ040N |
| JP1, JP2, JP3 | - | Not Installed | - | - | - |
| JP1-1, JP2-1, JP3-1 | - | Not Installed | - | - | - |
| L1 | 1.06uH | Inductor, 16A, 20\%, Ferrite | SMT | Panasonic | ETQP6F1R1BFA |
| L2 | - | Not Installed | - | - | - |
| R1 | $0 \Omega$ | Resistor, $0 \Omega$ Jumper | 2716 | Isotek Corp | SMT-R000 |
| R2 | - | For <2Vout, Not installed For $>2$ Vout, Resistor, $0 \Omega$ Jumper | SMT | - | - |
| R3 | - | For <2Vout, Resistor, $0 \Omega$ Jumper For $>2$ Vout see formula for value | SMT | - | - |
| R4 | - | For <2Vout, Not installed For $>2$ Vout recommend $1 \mathrm{k} \Omega$ see formula for detail | SMT | - | - |
| R5 | - | For <2Vout, Resistor, $0 \Omega$ Jumper For $>2$ Vout, Not installed | 1206 | Panasonic | ERJ-8GEY0R00 |
| R6 | $0 \Omega$ | Resistor, $0 \Omega$ Jumper | 1206 | - | - |
| R7 | 340 k ת | Resistor, $340 \mathrm{k} \Omega$, 1\% $340 \mathrm{k} \Omega$ sets for 20 A limit. <br> See ILIM formula for other values | 1206 | ROHM | MCR18EZHF3403 |
| R8, R9 | - | Not Installed | - | - | - |
| SW1 | - | 8-position DIP switch | SMT | C\&K Components | SD08H0SK |
| TP1 TP2 TP4 TP5 | - | Test Point | - | Keystone | 1502-2 |
| TP3 | - | Not Installed | - | - | - |
| U1 | - | Power Block | SSBGA <br> $14 \mathrm{~mm} \times 14 \mathrm{~mm}$ | International Rectifier | iP1001 |
| U2 | - | Not Installed | - | - | - |

Table 2 - Reference Design Bill of Materials

## Adjusting the Current Limit



Fig. 6 Current Limit Adjustment using $\mathbf{R}_{\text {LIM }}$
Use of this design for any application should be fully verified by the customer. International Rectifier cannot guarantee suitability for your applications, and is not liable for any result of usage for such applications including, without limitation, personal or property damage or violation of third party intellectual property rights.

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: ++ 13102527105 Technical Assistance Center (TAC) Fax : ++ 13102527903

