## High Speed Ultrasound Beamforming Source Driver

## Features

- High resolution transmitting waveform
- Up to 3.0A push-pull source-driving current
- $230 V_{\text {p.p }}$ maximum output, uses two DN2625 FETs
- Angle vector beamforming I-Q switcher matrix
- 8-bit apodization DAC and $7.5^{\circ}$ angular resolution
- Flexible frequency-resolution trade-off
- Programmable aperture windowing
- 250 MHz maximum sampling rate
- 25 MHz ultrasound maximum frequency
- PWM modulation push-pull current source
- Focusing phase adjustment \& chirp waveform
- Fast SPI interface
- 2.5V CMOS logic interface
- +5.0 V single power supply
- Low second order harmonic distortions


## Applications

- Medical ultrasound imaging transmit beamforming
- High resolution NDT and Sonar phase arrays
- HIFU transducer phase arrays beamforming and focus scanning
- Piezoelectric \& MEMS transducer waveform drivers
- High speed, high voltage, arbitrary waveform generator


## General Description

The MD2131 is a high-speed, arbitrary waveform, push-pull source driver. It is designed for medical ultrasound imaging and HIFU beamforming applications. It also can be used in NDT, Sonar and other ultrasound phase-array focusing beamforming applications.

The MD2131 consists of CMOS digital logic input circuits, an 8 -bit current DAC for waveform amplitude control, and four PWM current-sources. These current sources are constructed with the high-speed, in-phase and quadrature current-switch matrix and the built-in sine and cosine angle-to-vector look-up table. The angular resolution of the vector table is $7.5^{\circ}$ per step, with a total range of 48 steps. There are four logic input signals to control the in-phase and quadrature PWM push-pull current-source's output timing, frequency, cycle in the burst and waveform envelope.

The MD2131's output stage is designed to drive two DN2625 depletion N-type MOSFETs. The MOSFET drains are connected to a center-tap ultrasound frequency pulse transformer. The secondary winding of the transformer can connect to the ultrasound piezo or capacitive transducer via a cable with a good impendence match. The MD2131 has a high-speed, SPIcompatible interface to achieve per-scan-line fast updating of the data register for changing the beamforming phase angles and apodization amplitudes.

## MD2131 Block Diagram



Ordering Information

| Part Number | Package Option | Packing |
| :--- | :--- | :--- |
| MD2131K7-G | 40 -Lead (5x5) QFN | $490 /$ Tray |

-G indicates package is RoHS compliant ('Green')


Absolute Maximum Ratings

| Parameter | Value |
| :--- | ---: |
| $\mathrm{V}_{\mathrm{LL}}$, Logic supply | -0.5 V to +3.5 V |
| $\mathrm{~V}_{\mathrm{DD}}$, Positive supply | -0.5 V to +6.0 V |
| $\mathrm{~V}_{\mathrm{PA}} \mathrm{V}_{\mathrm{PB}}$ Driver outputs | -0.5 V to +6.0 V |
| $\mathrm{~V}_{\mathrm{SUB}}$, Ground | 0 V |
| Operating temperature | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

## Pin Configuration



## Package Marking

L $\mathrm{L}=$ Lot Number MD2131 $\mathrm{YY}=$ Year Sealed LLLLLL $\quad$ WW = Week Sealed YYWW A = Assembler ID AAACCC $\mathrm{C}=$ Country of Origin __ = "Green" Packaging Package may or may not include the following marks: Si or $\$ 7$ 40-Lead QFN (K7)

Typical Thermal Resistance

| Package | $\boldsymbol{\theta}_{j a}$ |
| :--- | :--- |
| 40-Lead QFN | $26^{\circ} \mathrm{C} / \mathrm{W}^{*}$ |
| $4 " x 3^{\prime \prime}, 4$-layer 1oz 16-via PCB |  |

## Operating Supply Voltages

(Over operating conditions unless otherwise specified, $V_{L}=+2.5 \mathrm{~V}, V_{D D}=+5.0 \mathrm{~V}, R_{F B}=50 \mathrm{k} \Omega, D A C=0, V_{R E F}=2.5 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$ )

| Sym | Parameter | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{LL}}$ | Logic supply | 2.3 | 2.5 | 2.7 | V | $\mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$ |
| $V_{D D}$ | Power supply | 4.75 | 5.00 | 5.25 | V |  |
| $\mathrm{I}_{\text {LLQ }}$ | $\mathrm{V}_{\text {LL }}$ supply current EN $=0$ | - | 0.1 | 1.0 | $\mu \mathrm{A}$ | Standby condition |
| $\mathrm{I}_{\text {DDQ }}$ | $\mathrm{V}_{\text {DD }}$ supply current EN $=0$ | - | 0.2 | 1.0 |  |  |
| $\mathrm{I}_{\text {LLEN }}$ | $\mathrm{V}_{\text {LL }}$ supply current EN $=1$ | - | 5.0 | 20 | $\mu \mathrm{A}$ | $\mathrm{f}_{\text {CLK }}=0$, all logic input no transit |
| $\mathrm{I}_{\text {DDEN }}$ | $\mathrm{V}_{\text {DD }}$ supply current $\mathrm{EN}=1$ | - | 5.0 | 12 | mA |  |
| $\mathrm{I}_{\text {LL50 }}$ | $\mathrm{V}_{\text {LL }}$ supply current EN = 1 | - | 0.5 | 3.0 | mA | $\mathrm{f}_{\mathrm{CLK}}=50 \mathrm{MHz}, \mathrm{CW}, \mathrm{IA}, \mathrm{IB}, \mathrm{QA}, \mathrm{QB}=0$ |
| $\mathrm{I}_{\mathrm{DD} 50}$ | $\mathrm{V}_{\text {DD }}$ supply current EN = 1 | - | 80 | - | mA | $\mathrm{EN}=1, \mathrm{IA}, \mathrm{IB}, \mathrm{QA}, \mathrm{QB}=50 \mathrm{MHz}, \mathrm{CW}$ |

Output Characteristics (Over operating conditions unless otherwise specified, $V_{L L}=+2.5 \mathrm{~V}, V_{D D}=+5.0 \mathrm{~V}, V_{R E F}=2.5 \mathrm{~V}, R_{F B}=50 \mathrm{k} \Omega$, Angle $=45^{\circ} \quad I A=Q A=H i$ or $I B=Q B=H i$ of $1 \mu \mathrm{~s}, D \%=0.1 \%, T_{A}=25^{\circ} \mathrm{C}$ )

| Sym | Parameter | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {MAX-A/B }}$ | Full scale output peak current | 2.88 | - | 3.52 | A | $D A C=255$ |
| $\mathrm{I}_{\text {OO-AB }}$ | Output current offset | - | 0.5 | 2.0 | mA | $D A C=0$ |
| $\mathrm{V}_{\mathrm{PA}}, \mathrm{V}_{\mathrm{PB}}$ | Output voltage range, $+10 \%$ of $\mathrm{I}_{\text {PA/B }}$ | 5.3 | 5.8 | - | V | $\mathrm{I}_{\text {PA/B }}=1.0 \mathrm{~A}$ |
|  |  | 5.0 | 5.5 | - |  | $\mathrm{I}_{\text {PA/B }}=1.5 \mathrm{~A}$ |
|  |  | 4.5 | 5.0 | - |  | $\mathrm{I}_{\text {PA/B }}=3.0 \mathrm{~A}$ |
|  | Output voltage range,$-10 \% \text { of } \mathrm{I}_{\text {PAAB }}$ | - | 1.0 | 1.5 |  | $\mathrm{I}_{\text {PAB }}=1.0 \mathrm{~A}$ |
|  |  | - | 1.2 | 1.7 |  | $\mathrm{I}_{\text {PA/B }}=1.5 \mathrm{~A}$ |
|  |  | - | 1.8 | 2.3 |  | $\mathrm{I}_{\text {PA/B }}=3.0 \mathrm{~A}$ |

Aperture DAC Characteristics
(Over operating conditions unless otherwise specified, $V_{L L}=+3.3 \mathrm{~V}, V_{D D}=+5 \mathrm{~V}, R_{F B}=50 \mathrm{k} \Omega, T_{A}=25^{\circ} \mathrm{C}$ )

| Sym | Parameter | Min | Typ | Max | Units | Conditions |
| :---: | :--- | :---: | :---: | :---: | :---: | :--- |
| Reso | Resolution | - | 8 | - | Bits | --- |
| $\mathrm{E}_{\text {LINEAR }}$ | Linearity error | - | 1.0 | 3.0 | $\%$ | $\pm \%$ of FSR |
| $\mathrm{E}_{\text {DNL }}$ | Differential nonlinearity error | - | 0.6 | 1.0 | $\%$ | $\pm \%$ of FSR |
| MON | Monotonicity | - | 8 | - | Bits | --- |
| $V_{\text {REF }}$ | External reference voltage | 1.25 | - | 2.5 | V | --- |

Logic and Data Input Characteristics
(Over operating conditions unless otherwise specified, $V_{L L}=+3.3 \mathrm{~V}, V_{D D}=+5 \mathrm{~V}, R_{F B}=50 \mathrm{k} \Omega, T_{A}=0-70^{\circ} \mathrm{C}$ )

| Sym | Parameter | Min | Typ | Max | Units | Conditions |
| :---: | :--- | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{V}_{\mathrm{IH}}$ | Input logic high voltage | $0.8 \mathrm{~V}_{\mathrm{LL}}$ | - | $\mathrm{V}_{\mathrm{LL}}$ | V | --- |
| $\mathrm{V}_{\mathrm{IL}}$ | Input logic low voltage | 0 | - | $0.2 \mathrm{~V}_{\mathrm{LL}}$ | V | --- |
| $\mathrm{I}_{\mathrm{IH}}$ | Input logic high current | - | - | 1.0 | $\mu \mathrm{~A}$ | --- |
| $\mathrm{I}_{\mathrm{IL}}$ | Input logic low current | -1.0 | - | - | $\mu \mathrm{A}$ | --- |

## AC Electrical Characteristics

(Over operating conditions unless otherwise specified, $V_{L L}=+3.3 \mathrm{~V}, V_{D D}=+5 \mathrm{~V}, R_{F B}=50 \mathrm{k} \Omega, T_{A}=25^{\circ} \mathrm{C}$ )

| Sym | Parameter | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {ST }}$ | DAC to output setup time | - | - | 10 | $\mu \mathrm{s}$ | All caps 10 nF, DAC $=0$ to 255, settle to 1LSB |
| $\mathrm{t}_{\mathrm{r}}$ | Output current rise time | - | 2.0 | 3.0 | ns | $\begin{aligned} & 1.0 \Omega \text { resistor load to } \mathrm{V}_{\mathrm{DD}} \text {, } \\ & \mathrm{DAC}=85, \\ & \text { Angle }=45^{\circ}, \\ & \mathrm{V}_{\mathrm{REF}}=2.5 \mathrm{~V} \end{aligned}$ |
| $\mathrm{t}_{\mathrm{f}}$ | Output current fall time | - | 2.0 | 3.0 |  |  |
| $\mathrm{t}_{\mathrm{dr}}$ | Input to output delay on rise | - | 4.0 | 5.0 |  |  |
| $\mathrm{t}_{\mathrm{df}}$ | Input to output delay on fall | - | 4.0 | 5.0 |  |  |
| $\mathrm{t}_{\text {M }}$ | Delay time matching | - | $\pm 2.0$ | $\pm 3.0$ | ns | From PA to PB and device to device |
| $\mathrm{t}_{\mathrm{J}}$ | Output jitter | - | 50 | - | ps | --- |
| $\mathrm{t}_{1}$ | SDI valid to SCK setup time | 0 | 2.0 | - | ns | See serial interface timing diagram |
| $\mathrm{t}_{2}$ | SDI valid to SCK hold time | 4.0 | - | - |  |  |
| $\mathrm{t}_{3}$ | SCK high time (\% of $1 / \mathrm{f}_{\text {SCK }}$ ) | 45 | - | 55 | \% | See serial interface timing diagram |
| $\mathrm{t}_{4}$ | SCK low time (\% of 1/f sck ) | 45 | - | 55 |  |  |
| $\mathrm{t}_{5}$ | CS pulse width | 4.0 | - | 6.0 | ns | See serial interface timing diagram |
| $\mathrm{t}_{6}$ | LSB SCK high to CS high | 7.0 | - | - |  |  |
| $\mathrm{t}_{7}$ | CS low to SCK high | 7.0 | - | - |  |  |
| $\mathrm{t}_{8}$ | SDO propagation delay from SCK failing edge | - | - | 10 |  |  |
| $\mathrm{t}_{9}$ | CS high to SCK raising edge | 7.0 | - | - |  |  |
| $\mathrm{t}_{10}$ | CS high to LD raising edge | 10 | - | - |  |  |
| $\mathrm{f}_{\text {sck }}$ | Serial clock maximum frequency | 40 | 50 | - | MHz | --- |
| THD | Total harmonic distortion | - | -45 | -40 | dB | --- |
| $\mathrm{t}_{\text {EN-OFF }}$ | EN fall to PA/PB turn OFF time | - | 5.0 | 8.0 | ns | 50\% to 90\% |
| $\mathrm{t}_{\text {EN-ON }}$ | EN rise to PA/PB turn ON time | - | 13.5 | 20.0 | $\mu \mathrm{s}$ | 50\% to 10\% |

## Serial Register Description

| Command |  | MSB | DAC Value Register |  |  |  |  |  | LSB | MSB |  | A | Re |  | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C1 | C0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | A5 | A4 | A3 | A2 | A1 | A0 |

Command Description

| Command |  | Description |
| :---: | :---: | :--- |
| C1 | C0 |  |
| 0 | 0 | Write to input register |
| 0 | 1 | Read register |
| 1 | 0 | Power down triggered at C[1:0] = 10 and cs rise edge, other state power-up |
| 1 | 1 | No operation |

## DAC Input and Output Description

| MSB | DAC Value Register LSB |  |  |  |  |  |  | PA/PB Output Current |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $(0 / 255) \mathrm{I}_{\text {MAX-ABB }}+\mathrm{I}_{\text {OO-A/B }}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $(1 / 255) \mathrm{I}_{\text {MAX-ABB }}+\mathrm{I}_{\text {OO-A/B }}$ |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $(127 / 255) I_{\text {MAX-AB }}+I_{\text {OO-AB }}$ |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $(128 / 255) I_{\text {MAX-AB }}+I_{\text {OO-AB }}$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | $(254 / 255) I_{\text {MAX-AB }}+I_{\text {OO-AB }}$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $(255 / 255) \mathrm{I}_{\text {MAX-AB }}+\mathrm{I}_{\text {OO-AB }}$ |

## Angle Register and I/Q Vector Description

| MSB | Angle Register |  |  |  |  | LSB | Angle | I-Vector (6-bit) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | Q-Vector (6-bit)

## Notes:

1. Maximum current magnitude of output $P A$ or $P B$ is at $45^{\circ}$ angle, when $I A=Q A=H i$ or $I B=Q B=H i$.
2. Angle>110000B (48) are reserved states.

## Serial Interface Timing Diagram



## PWM Interface Timing Diagram

## In-Phase PWM Waveforms



Quadrature PWM Waveforms


## In-Phase and Quadrature Output Current Equations

The in-phase and quadrature phase output sinking current magnitudes, $I_{i}$ and $I_{q}$, can be calculated by the following equations:

$$
\begin{aligned}
& I_{i}=\frac{24 \cdot V_{R E F} \cdot D A C \cdot\left(2^{6}-1\right) \cdot \cos (\alpha)}{9 \cdot R_{F B}} \\
& I_{q}=\frac{24 \cdot V_{R E F} \cdot D A C \cdot\left(2^{6}-1\right) \cdot \sin (\alpha)}{9 \cdot R_{F B}}
\end{aligned}
$$

Where the $\mathrm{V}_{\text {REF }}$ is the voltage reference, DAC is the decimal value of the data in the DAC register, $R_{F B}$ is the setting resistor value in ohms, and $\alpha$ is the value of the vector angle in degrees.

The absolute values of the results from the equations represent the magnitude of the output sinking current. The plus or minus sign of the results indicate the current flow in to the output port PA or PB, respectively. Note that the maximum full scale of pulse current at PA or PB port only can be obtained at $\mathrm{DAC}=255, \mathrm{~V}_{\mathrm{REF}}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{FB}}=50 \mathrm{k} \Omega, \alpha=45^{\circ}$ and IA $=\mathrm{QA}=\mathrm{Hi}$ or $\mathrm{IB}=\mathrm{QB}=\mathrm{Hi}$ conditions.

## Pin Description

| Pin \# | Function | Description |
| :---: | :---: | :---: |
| 1 | KA | Kelvin connection A |
| 2 | GND | High current output ground |
| 3 | C1A | Bypass cap KA, 10nF low ESR X7R ceramic cap |
| 4 | GND | High current output ground |
| 5 | VDD | Supplies voltage of the gate driver and internal analog circuit |
| 6 | C3A | Bypass cap to GND of Pin\#7, 10nF low ESR X7R ceramic cap |
| 7 | GND | High current output ground |
| 8 | VLL | Supply voltage of logic circuit |
| 9 | DGND | Digital logic ground |
| 10 | SCK | Serial clock input |
| 11 | SDI | Serial data input |
| 12 | QA | PWM control logic input of quadrature-phase A |
| 13 | QB | PWM control logic input of quadrature-phase B |
| 14 | IA | PWM control logic input of in-phase A |
| 15 | IB | PWM control logic input of in-phase B |
| 16 | VDD | Supplies voltage of the gate driver and internal analog circuit |
| 17 | AGND | Analog reference ground |
| 18 | SDO | Serial data output, updated at SCK falling edge |
| 19 | CS | Serial chip select, active low, and buffer register loading clock on rising edge |
| 20 | LD | DAC data register loading clock on rising edge |
| 21 | EN | Enable, EN = Low, PA = PB = Hi-Z |
| 22 | VREF | External reference voltage input |
| 23 | RFB | Resistor to GND, $50 \mathrm{k} \Omega$ 0.1\% for the best accuracy |
| 24 | GND | High current output ground |
| 25 | C3B | Bypass cap to GND of Pin\#24, 10nF low ESR X7R ceramic cap |
| 26 | VDD | Supplies voltage of the gate driver and internal analog circuit |
| 27 | GND | High current output ground |
| 28 | C1B | Bypass cap to KB, 10nF low ESR X7R ceramic cap |
| 29 | GND | High current output ground |
| 30 | KB | Kelvin connection B |
| 31 | C2B | Bypass cap to KB, 10nF low ESR X7R ceramic cap |
| 32 | PB | Current sinking source driver output B, external Schottky diode to VDD |
| 33 | PB | Current sinking source driver output B, external Schottky diode to VDD |
| 34 | PB | Current sinking source driver output B, external Schottky diode to VDD |
| 35 | VSUB | Substrate voltage must connected to the lowest potential of the IC, the ground |
| 36 | VSUB | Substrate voltage must connected to the lowest potentia of the IC, the ground |
| 37 | PA | Current sinking source driver output A, external Schottky diode to VDD |
| 38 | PA | Current sinking source driver output A, external Schottky diode to VDD |
| 39 | PA | Current sinking source driver output A, external Schottky diode to VDD |
| 40 | C2A | Bypass Cap to KA, 10nF low ESR X7R ceramic cap |
| Notes: <br> 1. Pins \#35 \& \#36 are VSUB connected to the center thermal pad internally in the package. <br> 2. All bypass capacitors need be very close to the pins |  |  |

## 40-Lead QFN Package Outline (K7) <br> $5.00 \times 5.00 \mathrm{~mm}$ body, 0.80 mm height (max), 0.40 mm pitch




Side View

## Notes:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded marklidentifier; an embedded metal marker; or a printed indicator.
2. Depending on the method of manufacturing, a maximum of 0.15 mm pullback (L1) may be present.
3. The inner tip of the lead may be either rounded or square.

| Symbol |  | A | A1 | A3 | b | D | D2 | E | E2 | e | L | L1 | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension$(\mathrm{mm})$ | MIN | 0.70 | 0.00 | $\begin{aligned} & 0.20 \\ & \text { REF } \end{aligned}$ | 0.15 | 4.85* | 3.45 | 4.85* | 3.45 | $\begin{aligned} & 0.40 \\ & \text { BSC } \end{aligned}$ | $0.25{ }^{+}$ | 0.00 | $0^{\circ}$ |
|  | NOM | 0.75 | 0.02 |  | 0.20 | 5.00 | 3.60 | 5.00 | 3.60 |  | $0.35{ }^{+}$ | - | - |
|  | MAX | 0.80 | 0.05 |  | 0.25 | 5.15* | $3.70{ }^{+}$ | 5.15* | $3.70^{+}$ |  | $0.45^{+}$ | 0.15 | $14^{\circ}$ |

[^0](The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

[^1]
[^0]:    JEDEC Registration MO-220, Variation WHHE-1, Issue K, June 2006

    * This dimension is not specified in the JEDEC drawing.
    $\dagger$ This dimension differs from the JEDEC drawing.
    Drawings not to scale.
    Supertex Doc. \#: DSPD-40QFNK75X5P040, Version C041009.

[^1]:    Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. (website: http//www.supertex.com)

