



**ALPHA & OMEGA**  
SEMICONDUCTOR

**AOD2910E**

**100V N-Channel MOSFET**

### General Description

- Trench Power MV MOSFET technology
- Low  $R_{DS(ON)}$
- Low Gate Charge
- ESD protected
- Optimized for fast-switching applications

### Applications

- Synchronous Rectification in DC/DC and AC/DC Converters
- Industrial and Motor Drive applications

### Product Summary



$V_{DS}$	100V
$I_D$ (at $V_{GS}=10V$ )	37A
$R_{DS(ON)}$ (at $V_{GS}=10V$ )	< 23mΩ
$R_{DS(ON)}$ (at $V_{GS}=4.5V$ )	< 33mΩ

**Typical ESD protection** **HBM Class 2**

100% UIS Tested  
100%  $R_g$  Tested



**TO252  
DPAK**



Orderable Part Number	Package Type	Form	Minimum Order Quantity
AOD2910E	TO-252	Tape & Reel	2500

### Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	$V_{DS}$	100	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Continuous Drain Current	$I_D$	37	A
$T_C=100^\circ C$		26	
Pulsed Drain Current <sup>C</sup>	$I_{DM}$	70	
Continuous Drain Current	$I_{DSM}$	11	A
$T_A=70^\circ C$		9	
Avalanche Current <sup>C</sup>	$I_{AS}$	14	A
Avalanche energy L=0.1mH <sup>C</sup>	$E_{AS}$	10	mJ
$V_{DS}$ Spike	$V_{SPIKE}$	120	V
$t \leq 10s$			
Power Dissipation <sup>B</sup>	$P_D$	71.5	W
$T_C=100^\circ C$		35.5	
Power Dissipation <sup>A</sup>	$P_{DSM}$	6.2	W
$T_A=70^\circ C$		4.0	
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 175	°C

### Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient <sup>A</sup>	$R_{\theta JA}$	15	20	°C/W
Maximum Junction-to-Ambient <sup>A,D</sup> Steady-State		40	50	°C/W
Maximum Junction-to-Case	$R_{\theta JC}$	1.7	2.1	°C/W

**Electrical Characteristics ( $T_J=25^\circ\text{C}$  unless otherwise noted)**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$	100			V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{DS}=100\text{V}, V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$		1	5	$\mu\text{A}$
$I_{GSS}$	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm20\text{V}$			$\pm10$	$\mu\text{A}$
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	1.6	2.15	2.7	V
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=20\text{A}$ $T_J=125^\circ\text{C}$		18.5	23	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}, I_D=16\text{A}$		33	42	
$g_{FS}$	Forward Transconductance	$V_{DS}=5\text{V}, I_D=20\text{A}$		40		S
$V_{SD}$	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.72	1	V
$I_S$	Maximum Body-Diode Continuous Current				37	A
<b>DYNAMIC PARAMETERS</b>						
$C_{iss}$	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=50\text{V}, f=1\text{MHz}$		1200		pF
$C_{oss}$	Output Capacitance			93		pF
$C_{rss}$	Reverse Transfer Capacitance			6.3		pF
$R_g$	Gate resistance	$f=1\text{MHz}$	0.5	1.0	1.5	$\Omega$
<b>SWITCHING PARAMETERS</b>						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=50\text{V}, I_D=20\text{A}$		16.5	25	nC
$Q_g(4.5\text{V})$	Total Gate Charge			8	14	nC
$Q_{gs}$	Gate Source Charge			3.5		nC
$Q_{gd}$	Gate Drain Charge			2.5		nC
$t_{D(\text{on})}$	Turn-On Delay Time	$V_{GS}=10\text{V}, V_{DS}=50\text{V}, R_L=2.5\Omega, R_{\text{GEN}}=3\Omega$		6		ns
$t_r$	Turn-On Rise Time			3		ns
$t_{D(\text{off})}$	Turn-Off Delay Time			22		ns
$t_f$	Turn-Off Fall Time			3		ns
$t_{rr}$	Body Diode Reverse Recovery Time	$I_F=20\text{A}, di/dt=500\text{A}/\mu\text{s}$		25		ns
$Q_{rr}$	Body Diode Reverse Recovery Charge	$I_F=20\text{A}, di/dt=500\text{A}/\mu\text{s}$		120		nC

A. The value of  $R_{\text{QJA}}$  is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ\text{C}$ . The Power dissipation  $P_{\text{DSM}}$  is based on  $R_{\text{QJA}} \approx 10\text{s}$  and the maximum allowed junction temperature of  $150^\circ\text{C}$ . The value in any given application depends on the user's specific board design, and the maximum temperature of  $175^\circ\text{C}$  may be used if the PCB allows it.

B. The power dissipation  $P_D$  is based on  $T_{J(\text{MAX})}=175^\circ\text{C}$ , using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature  $T_{J(\text{MAX})}=175^\circ\text{C}$ .

D. The  $R_{\text{QJA}}$  is the sum of the thermal impedance from junction to case  $R_{\text{QJC}}$  and case to ambient.







E. The static characteristics in Figures 1 to 6 are obtained using <300 $\mu\text{s}$  pulses, duty cycle 0.5% max.






F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(\text{MAX})}=175^\circ\text{C}$ . The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ\text{C}$ .

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**


**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**

**Figure 7: Gate-Charge Characteristics**

**Figure 8: Capacitance Characteristics**






**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**

**Figure 12: Power De-rating (Note F)**

**Figure 13: Current De-rating (Note F)**

**Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)**

**Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)**

Figure A: Gate Charge Test Circuit &amp; Waveforms




Figure B: Resistive Switching Test Circuit &amp; Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit &amp; Waveforms




Figure D: Diode Recovery Test Circuit &amp; Waveforms

