| |
|
 |
Sharp, Corp.
|
| Part No. |
CXK77Q36162GB
|
| OCR Text |
ddr1, rev 1.0 1 / 24 july 3 , 200 2 cxk77q36162gb sony 25/27/3 16mb ddr1 hstl high speed synchronous sram ( 512k x 36 ) preliminary description features ? 3 speed bins cycle time / access time data rate -25 2.5ns / 1.8ns 800 mbps -27 ... |
| Description |
MEMORY-UHS Synch SRAMs 16Meg Ultra-High-Speed Synchronous SRAM (512K x 36) (24 pages 311K Rev. 7/3/02) 内存超高强同步SRAM6Meg超高速同步SRAM（为512k × 36）（2431.1牧师7/3/02
|
| File Size |
313.83K /
24 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Applied Micro Circuits Corp.
|
| Part No. |
440EP PPC440EP-3PBFFFCX
|
| OCR Text |
... . . . . . . . . . . . . . 65 ddr1 sdram i/o specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ....0) c = revision level c (2.1) 3. fff = processor frequency 333 = 333mhz 400 = 400mhz 533 = 533mhz 66... |
| Description |
Power PC 440EP Embedded Processor
|
| File Size |
547.89K /
84 Page |
View
it Online |
Download Datasheet |
| |
|
|
PMC-SIERRA
|
| Part No. |
MSP8510
|
| OCR Text |
... i/o interfaces ? 167 ? 200 mhz ddr1/ddr2 sdram me mory controller with 64-bit data interface: ? supports class i and cla ss ii sstl drive ...0 to 66 mhz frequencies ? supports on-line inse rtion and removal ? local bus controller providing g... |
| Description |
Multi-Service Processor
|
| File Size |
217.24K /
2 Page |
View
it Online |
Download Datasheet |
| |
|
|
Samsung Electronics
|
| Part No. |
K7D321874A K7D323674A
|
| OCR Text |
...assignment table" (7) lbo for ddr1, m 2 for ddr3 (8) nc for ddr1, zt for ddr3 (9) internally nc since ddr2 is not supported 1 2 3 4 5 6 7...0 nc dq 3 l v ss v ddq v ss lbo (7) b 3 mode(9) v ss v ddq v ss m dq 13 nc dq 17 v dd v dd v dd nc c... |
| Description |
1Mx36 & 2Mx18 SRAM
|
| File Size |
223.03K /
18 Page |
View
it Online |
Download Datasheet |
| |
|
|
ISSI
|
| Part No. |
IS34C02B
|
| OCR Text |
...e voltage requirements of ddr2, ddr1, and many other specifications. in normal read or write operations, a master device communi- cates wit...0, a write operation is selected. after the master transmits the start condition and slave address b... |
| Description |
2K-bit 2-WIRE SERIAL CMOS EEPROM
|
| File Size |
156.45K /
18 Page |
View
it Online |
Download Datasheet |
| |
|
|
Freescale Semiconductor
|
| Part No. |
MPC8377E
|
| OCR Text |
...00 mbps ethernet interfaces, a ddr1/ddr2 sdram memory controller, a flexible, a 32-bit local bus controller, a 32-bit pci controller, an ...0 dual-role controller, a progra mmable interrupt controller, dual i 2 c controllers, a 4-channel dm... |
| Description |
PowerQUICC II Pro Processor
|
| File Size |
1,417.71K /
124 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
