| |
|
 |
Integrated Device Technology, Inc.
|
| Part No. |
IDT723643
|
| OCR Text |
... ? 1,024 x 36 ? ? ? ? ? clocked fifo buffering data from port a to port b ? ? ? ? ? clock frequencies up to 83 mhz (8 ns access time) ? ? ? ? ? idt standard timing (using ef and ff ) or first word fall through timing (using or and ir fla... |
| Description |
256 x 36 Syncfifo, 5.0V
|
| File Size |
455.09K /
28 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
|
| Part No. |
R8A77800ADBGV
|
| OCR Text |
...irect memory access controller fifo first-in first-out flctl nand flash memory controller fpu floating-point unit hac audio codec hspi serial protocol interface h-udi user debugging interface intc interrupt controller jtag joint ... |
| Description |
32-BIT, FLASH, 402 MHz, RISC MICROCONTROLLER, PBGA449
|
| File Size |
7,861.74K /
1340 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
IDT723634L12PF
|
| OCR Text |
...eset clears data and configures fifo, partial reset clears data but retains configuration settings ? ? ? ? ? mailbox bypass registers for each fifo ? ? ? ? ? free-running clka and clkb may be asynchronous or coinci- dent (simultaneous readi... |
| Description |
512 X 36 BI-DIRECTIONAL fifo, 8 ns, PQFP128
|
| File Size |
405.88K /
35 Page |
View
it Online |
Download Datasheet |
| |
|
|
NANYA TECHNOLOGY CORP
|
| Part No. |
NT5DS64M8AF-6K
|
| OCR Text |
...-dq3, dm dqs 1 read latch write fifo & drivers note: this functional block diagram is intended to facilitate user understandi ng of the operation of the device; it does not represent an actual circui t implementation. note: dm is a u... |
| Description |
64M X 8 DDR DRAM, 0.7 ns, PBGA60
|
| File Size |
2,293.16K /
76 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
