| |
|
 |
Ecliptek, Corp.
|
| Part No. |
MT44H8M32F1FW-16 MT44H8M32F2FW-16
|
| OCR Text |
... per byte internal, pipelined double-data-rate (ddr) architecture; two data accesses per clock cycle calibrated output drive differe...ended write data strobes (wdqs 0?3) are transmitted externally, along with data, for use in data cap... |
| Description |
8M X 32 DDR DRAM, PBGA135 12 X 13 MM, FBGA-135
|
| File Size |
2,321.55K /
66 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Xilinx, Inc.
XILINX INC
|
| Part No. |
XC3SD3400A-4CSG484LI XC3SD3400A-4FGG676C
|
| OCR Text |
...ermination resistors ? enhanced double data rate (ddr) support ? ddr/ddr2 sdram support up to 333 mb/s ? fully compliant 32-/64-bit, 33/66 m...ended and differential standards. ta b l e 2 shows the number of user i/os as well as the number... |
| Description |
Extended Spartan-3A FPGAs, Package: 4CSG484LI FPGA, 5968 CLBS, 3400000 GATES, 250 MHz, PBGA484
Extended Spartan-3A FPGAs, Package: 4FGG676C FPGA, 5968 CLBS, 3400000 GATES, 250 MHz, PBGA676
|
| File Size |
1,352.75K /
99 Page |
View
it Online |
Download Datasheet |
| |
|
|
Hynix Semiconductor, Inc.
|
| Part No. |
HY5RS123235FP-2 HY5RS123235FP-16 HY5RS123235FP-11 HY5RS123235FP-12
|
| OCR Text |
... the hynix hy5rs123235 uses a double data rate architecture to achieve high-speed opreration. the double date rate architectu re is es...ended read strobe (rdqs) per byte ? single ended write strobe (wdqs) per byte ? internal, pipelined ... |
| Description |
16M X 32 DDR DRAM, 0.25 ns, PBGA136 12 X 14 MM, LEAD FREE, FBGA-136
|
| File Size |
913.59K /
62 Page |
View
it Online |
Download Datasheet |
| |
|
|
Xilinx, Inc.
|
| Part No. |
XC2V10000 XC2V2000
|
| OCR Text |
...logy high-bandwidth data path double data rate (ddr) link web-based hdl generation methodology supported by xilinx foundation ? and al...ended i/o standards: lvttl, lvcmos (3.3 v, 2.5 v, 1.8 v, and 1.5 v) pci-x at 133 mhz, pci (3.3 v... |
| Description |
Virtex-II 1.5V Field-Programmable Gate Arrays(Virtex-II 1.5V 现场可编程门阵列) 的Virtex - II 1.5V的现场可编程门阵列（的Virtex - II 1.5V的现场可编程门阵列）
|
| File Size |
99.69K /
8 Page |
View
it Online |
Download Datasheet |
| |
|
|
Linear Technology, Corp.
|
| Part No. |
LTC2144IUP-14TRPBF LTC2143IUP-14TRPBF LTC2143CUP-14PBF LTC2143CUP-14TRPBF LTC2144CUP-14PBF LTC2145CUP-14TRPBF LTC2145IUP-14TRPBF LTC2143IUP-14PBF LTC2144IUP-14PBF LTC2144CUP-14TRPBF
|
| OCR Text |
...s can be either full rate cmos, double data rate cmos, or double data rate lvds. a separate output power supply allows the cmos output swi...ended with a sine wave, pecl, lvds, ttl, or cmos inputs. an optional clock duty cycle stabilizer al... |
| Description |
2-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64 9 X 9 MM, LEAD FREE, PLASTIC, MO-220WNJR-5, QFN-64
|
| File Size |
823.66K /
36 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
