| |
|
 |
ATMEL CORP
|
| Part No. |
AT40KEL040KW1M-E
|
| OCR Text |
...t generators, and 50,000 usable gates. i/o counts range from 128 to 384 in aero- space standard packages and support 3.3v. the at40kel is designed to quickly implement high performance, large gate count designs through the use of synthesis ... |
| Description |
FPGA, 2304 CLBS, 40000 gates, QFP160
|
| File Size |
483.85K /
39 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
|
| Part No. |
AFS090-2QN180I
|
| OCR Text |
...600 general information system gates 90,000 250,000 600,000 1,500,000 tiles (d-flip-flops) 2,304 6,144 13,824 38,400 secure (aes) isp yes yes yes yes plls 1122 globals 18181818 memory flash memory blocks (2 mbits) 1 1 2 4 total flash memor... |
| Description |
FPGA, 2304 CLBS, 90000 gates, BCC180
|
| File Size |
10,663.45K /
336 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
|
| Part No. |
A54SX16A-FPQ208M A54SX72A-1CQ208I A54SX72A-FCQ208M A54SX72A-FCQ256I
|
| OCR Text |
...000 to 108,000 available system gates up to 360 user-programmable i/o pins up to 2,012 dedicated flip-flops 0.22 /0.25 cmos process technology features hot-swap compliant i/os power-up/down friendly (no sequencing required for ... |
| Description |
FPGA, 1452 CLBS, 24000 gates, PQFP208 FPGA, 6036 CLBS, 108000 gates, CQFP208 FPGA, 6036 CLBS, 108000 gates, CQFP256
|
| File Size |
546.00K /
83 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
|
| Part No. |
A32200DXV-FRQG240C A32200DXV-3RQ240C
|
| OCR Text |
...acity ? 2,500 to 40,000 logic gates ? up to 4 kbits configurable dual-port sram ? fast wide-decode circuitry ? up to 288 user-programmable i/o pins high performance ? 225 mhz performance ? 5 ns dual-port sram access ? 100 mhz fifos ?... |
| Description |
FPGA, 1230 CLBS, 20000 gates, PQFP240
|
| File Size |
438.44K /
82 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
|
| Part No. |
AX1000-3FG484
|
| OCR Text |
... to 2 million equivalent system gates up to 684 i/os up to 10,752 dedicated flip-flops up to 295 kbits embedded sram/fifo manufactured on advanced 0.15 m cmos antifuse process technology, 7 layers of metal features single-chip, n... |
| Description |
FPGA, 612000 gates, PBGA484
|
| File Size |
2,112.22K /
226 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
|
| Part No. |
A42MX16-PQ100A
|
| OCR Text |
...ations 3,000 to 54,000 system gates up to 2.5 kbits configurable dual-port sram fast wide-decode circuitry up to 202 user-programmable i/o pins ease of integration synthesis-friendly architecture supports asic design methodologies... |
| Description |
FPGA, 24000 gates, PQFP100
|
| File Size |
394.04K /
76 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
|
| Part No. |
A1240XL-1PQG100I A32200DX-RQ240I
|
| OCR Text |
...apacity ? 2,500 to 30,000 logic gates up to 3kbits configurable dual-port sram fast wide-decode circuitry up to 250 user-programmable i/o pins high performance 225 mhz performance 5 ns dual-port sram access 100 mhz fifos 7.5 ... |
| Description |
FPGA, 684 CLBS, 4000 gates, 190 MHz, PQFP100 FPGA, 2438 CLBS, 20000 gates, PQFP240
|
| File Size |
573.19K /
84 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
QUICKLOGIC CORP
|
| Part No. |
QL3025-4PQ208M QL3040-0PQN208C QL3040-0PQ208C QL3040-0PQN208M QL3012-0PF100M QL3004E-0PF100I QL3004E-0PL68C QL3004E-0PF100M QL3004E-0PL68I
|
| OCR Text |
...nsity up to 60,000 usable pld gates with up to 316 i/os 300 mhz 16-bit counters, 400 mhz datapaths 0.35 m four-layer metal non-volatile cmos process for smallest die sizes easy to use/fast development cycles 100% routable with 10... |
| Description |
FPGA, 672 CLBS, 25000 gates, PQFP208 FPGA, 1008 CLBS, 40000 gates, PQFP208 FPGA, 1008 CLBS, 40000 gates, 225 MHz, PQFP208 FPGA, 320 CLBS, 12000 gates, PQFP100 FPGA, 96 CLBS, 4000 gates, PQFP100 FPGA, 96 CLBS, 4000 gates, PQCC68
|
| File Size |
860.80K /
49 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
|
| Part No. |
EX128-PTQ64A
|
| OCR Text |
...,000 to 12,000 available system gates maximum 512 flip-flops (using cc macros) 0.22 m cmos process technology up to 132 user-programmable i/o pins features high-performance, low-power antifuse fpga lp/sleep mode for additional pow... |
| Description |
FPGA, 6000 gates, PQFP64
|
| File Size |
318.26K /
48 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|