| |
|
 |
|
| Part No. |
|
| OCR Text |
...hould drive i/o pins only after outputs have been disabled with output enable (oe ) or write enable (we ). a read cycle is accomplished by asserting output enable (oe ) and both chip enables (ce1 , ce2), with write enable (we ) high. the ... |
| Description |
|
| File Size |
110.43K /
8 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
|
| Part No. |
KM644002BJ-12000
|
| OCR Text |
...y ? ttl compatible inputs and outputs ? i/o compatible with 3.3v device ? fully static operation - no clock or refresh required ? three state outputs ? center power/ground pin configuration ? standard pin configuration ... |
| Description |
1M X 4 STANDARD SRAM, 12 ns, PDSO32
|
| File Size |
186.11K /
8 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|