|
|
![](images/bg04.gif) |
Integrated Device Techn...
|
Part No. |
72V3611L15PFG8
|
OCR Text |
...been stored. parity is checked passively on each port and may be ignored if not desired. parity generation can be selected functional block diagram mail 2 register mail 1 register input register output register write pointer read pointer ... |
Description |
3.3 VOLT CMOS SyncFIFO
|
File Size |
331.25K /
19 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Integrated Device Techn...
|
Part No. |
72V3612L15PFG8
|
OCR Text |
...been stored. parity is checked passively on each port and may be ignored if not desired. parity generation can be selected for data read from each port. two or more devices can be used in parallel to create wider data paths. this device ... |
Description |
3.3 VOLT CMOS SyncBiFIFO
|
File Size |
395.18K /
24 Page |
View
it Online |
Download Datasheet
|
|
![](images/findchips_sm.gif)
Price and Availability
|