| |
|
 |
SILICON STORAGE TECHNOLOGY INC
|
| Part No. |
SST34HF3242C-70-4E-L1PE
|
| OCR Text |
...uniform 2 kword sectors flash chip-erase capability block-erase capability ? uniform 32 kword blocks erase-suspend / erase-resume capa...enable signals. the mem- ory bank selection is done by two bank enable signals. the (p)sram bank ena... |
| Description |
SPECIALTY MEMORY CIRCUIT, PBGA56
|
| File Size |
504.74K /
40 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
MACRONIX INTERNATIONAL CO LTD
|
| Part No. |
MX29GA128EHXCI-90G
|
| OCR Text |
... mode)/lsb addr(byte mode) ce# chip enable input we# write enable input oe# output enable input reset# hardware reset pin, active low wp#/acc* hardware write protect/programming acceleration input ry/by# read/busy output byte# sele... |
| Description |
16M X 8 FLASH 3V PROM, 90 ns, PBGA64
|
| File Size |
2,262.28K /
70 Page |
View
it Online |
Download Datasheet |
| |
|
|
Micron Technology, Inc.
|
| Part No. |
MT58L128L32D1
|
| OCR Text |
...ontrol and global write ? three chip enables for simple depth expansion and address pipelining ? clock-controlled and registered addresses, ...enable (ce#), two additional chip enables for easy depth expansion (ce2, ce2#), burst control inputs... |
| Description |
128K x 32锛?.3V I/O Pipelined, DCD SyncBurst SRAM(4Mb锛?.3V杈??/杈??锛??姘寸嚎寮????惊???娑???╋??????????瀛???ī
|
| File Size |
418.97K /
24 Page |
View
it Online |
Download Datasheet |
| |
|
|
CYPRESS SEMICONDUCTOR CORP
|
| Part No. |
MT58L128L32D1F-6
|
| OCR Text |
...ontrol and global write three chip enables for simple depth expansion and address pipelining clock-controlled and registered addresses, ...enable (ce#), two additional chip enables for easy depth expansion (ce2, ce2#), burst control inputs... |
| Description |
128K X 32 CACHE SRAM, 3.5 ns, PBGA165
|
| File Size |
437.01K /
26 Page |
View
it Online |
Download Datasheet |
| |
|
|
|
| Part No. |
KM736V747T-10
|
| OCR Text |
... feature eliminates complex off-chip write pulse generation and provides increased timing flexibility for incomming signals. for read cycles...enable clock and suspend operation. ? single read/write control pin. ? self-timed write cycle. ?... |
| Description |
128K X 36 ZBT SRAM, 10 ns, PQFP100
|
| File Size |
386.96K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
|
| Part No. |
K3N5V1000F-DC12
|
| OCR Text |
...ode) bhe word/byte selection ce chip enable oe output enable v cc power v ss ground n.c no connection 16m-bit (2mx8 /1mx16) cmos mask rom the k3n5v(u)1000f-d(g)c is a fully static mask programma- ble rom fabricated using silicon gate cmos ... |
| Description |
1M X 16 MASK PROM, 120 ns, PDIP42
|
| File Size |
51.88K /
3 Page |
View
it Online |
Download Datasheet |
| |
|
|
IXYS
|
| Part No. |
IXDD414SI
|
| OCR Text |
...n provides power to the entire chip. the range for this voltage is from 4.5v to 3 5v. in input input signal-ttl or cmos compatible. en enable the system enable pin. this pin, when driven low, disables the chip, forcing high impedan... |
| Description |
Power Intergrated ICs
|
| File Size |
817.04K /
10 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
