| |
|
 |
Samsung Electronic
|
| Part No. |
M377S3253BT3SDRAMDIMMINTEL1.2VERB
|
| OCR Text |
... or enables device operation by masking or enabling all inputs except clk, cke and dqm cke clock enable masks system clock to freeze operation from the next clock cycle. cke should be enabled at least one cycle prior to new command. disabl... |
| Description |
32MBx72 SDRAM DIMM with PLL & Register based on 32MBx8, 4Banks 8KB Ref., 3.3V Synchronous DRAMs with SPD Data Sheet
|
| File Size |
172.20K /
10 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Samsung Electronic
|
| Part No. |
M377S3253AT3SDRAMDIMMINTEL1.2VERB
|
| OCR Text |
... or enables device operation by masking or enabling all inputs except clk, cke and dqm cke clock enable masks system clock to freeze operation from the next clock cycle. cke should be enabled at least one cycle prior to new command. disabl... |
| Description |
32MBx72 SDRAM DIMM with PLL & Register based on 32MBx8, 4Banks 8KB Ref., 3.3V Synchronous DRAMs with SPD Serial Presence Detect
|
| File Size |
133.07K /
11 Page |
View
it Online |
Download Datasheet |
| |
|
|
Samsung
|
| Part No. |
K4H560838N
|
| OCR Text |
... data input ? ldm,udm for write masking only (x16) ? dm for write masking only (x4, x8) ? auto & self refresh ? 7.8us refresh interval(8k/64ms refresh) ? maximum burst refresh cycle : 8 ? 66pin tsop ii lead-free & halogen-free package ? ... |
| Description |
256Mb N-die DDR SDRAM
|
| File Size |
318.45K /
24 Page |
View
it Online |
Download Datasheet |
| |
|
|
OKI electronic componet...
|
| Part No. |
KGL4201
|
| OCR Text |
... phase-shifting edge line (pel) masking method for gate fabrication. gold-based, three-level metal interconnections are used for high density and shorter wiring paths. layers 1 and 2 are signal lines. layer 3, which is formed by electroplat... |
| Description |
10-Gbps GaAs Family High-Speed Optical Communications System
|
| File Size |
300.93K /
24 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
