| |
|
 |
Alliance Semiconductor, Corp.
ALSC[Alliance Semiconductor Corporation]
|
| Part No. |
ASM2I2313ANZ-28-ST ASM2I2313AGNZ-28-SR ASM2I2313AGNZ-28-ST ASM2I2313ANZ ASM2I2313ANZ-28-SR
|
| Description |
13 Output, 3.3V SDRAM Buffer for Desktop PCs with 3 dimms 2313 SERIES, LOW SKEW CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28
2313 SERIES, LOW SKEW CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 0.300 INCH, SOIC-28
2313 SERIES, LOW SKEW CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 0.300 INCH, GREEN, SOIC-28
Circular Connector; No. of Contacts:128; Series:MS27508; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:24; Circular Contact Gender:Socket; Circular Shell Style:Box Mount Receptacle RoHS Compliant: No
|
| File Size |
510.34K /
13 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Alliance Semiconductor, Corp.
ALSC[Alliance Semiconductor Corporation]
|
| Part No. |
ASM2I2314ANZ-28-ST ASM2I2314AGNZ-28-SR ASM2I2314AGNZ-28-ST ASM2I2314ANZ ASM2I2314ANZ-28-SR
|
| Description |
14 Output, 3.3V SDRAM Buffer for Desktop PCs with 3 dimms 2314 SERIES, LOW SKEW CLOCK DRIVER, 14 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28
2314 SERIES, LOW SKEW CLOCK DRIVER, 14 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 0.300 INCH, GREEN, SOIC-28
2314 SERIES, LOW SKEW CLOCK DRIVER, 14 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 0.300 INCH, SOIC-28
Circular Connector; No. of Contacts:128; Series:MS27508; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:24; Circular Contact Gender:Socket; Circular Shell Style:Box Mount Receptacle RoHS Compliant: No
|
| File Size |
512.50K /
13 Page |
View
it Online |
Download Datasheet |
| |
|
|
Alliance Semiconductor, Corp.
ALSC[Alliance Semiconductor Corporation]
|
| Part No. |
ASM2I2318ANZ-48-AT ASM2I2318AGNZ-48-AR ASM2I2318AGNZ-48-AT ASM2I2318ANZ ASM2I2318ANZ-48-AR
|
| Description |
JT 56C 48#20 8#16 PIN RECP 2318 SERIES, LOW SKEW CLOCK DRIVER, 18 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48
2318 SERIES, LOW SKEW CLOCK DRIVER, 18 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 0.300 INCH, GREEN, SSOP-48
2318 SERIES, LOW SKEW CLOCK DRIVER, 18 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 0.300 INCH, SSOP-48
Circular Connector; No. of Contacts:61; Series:MS27508; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:24; Circular Contact Gender:Pin; Circular Shell Style:Box Mount Receptacle; Insert Arrangement:24-61 RoHS Compliant: No
18 Output, 3.3V SDRAM Buffer for Desktop PCs with 3 dimms
|
| File Size |
544.49K /
13 Page |
View
it Online |
Download Datasheet |
| |
|
|
HYNIX SEMICONDUCTOR INC
Hynix Semiconductor, Inc.
http://
|
| Part No. |
HYMP125S64CR8-C4 HYMP125S64CR8-S5 HYMP125S64CR8-S6 HYMP125S64CR8-Y5 HYMP164S64CP6-C4 HYMP112S64CP6-C4 HYMP164S64CP6-S5 HYMP112S64CP6-S5 HYMP164S64CP6-S6 HYMP112S64CP6-S6 HYMP164S64CP6-Y5 HYMP112S64CP6-Y5 HYMP125S64CP8-C4 HYMP125S64CP8-S5 HYMP125S64CP8-S6 HYMP125S64CP8-Y5 HYMP112S64CR6-S6 HYMP164S64CR6-S6 HYMP112S64CR6-Y5 HYMP112S64CR6-S5 HYMP112S64CR6-C4
|
| Description |
256M X 64 DDR DRAM MODULE, 0.4 ns, ZMA200 ROHS COMPLIANT, SODIMM-200
64M X 64 DDR DRAM MODULE, 0.45 ns, ZMA200 ROHS COMPLIANT, SODIMM-200
128M X 64 DDR DRAM MODULE, 0.4 ns, ZMA200 ROHS COMPLIANT, SODIMM-200
128M X 64 DDR DRAM MODULE, 0.45 ns, ZMA200 ROHS COMPLIANT, SODIMM-200
64M X 64 DDR DRAM MODULE, 0.4 ns, ZMA200 ROHS COMPLIANT, SODIMM-200
1200pin Unbuffered DDR2 SDRAM SO-dimms
|
| File Size |
517.11K /
23 Page |
View
it Online |
Download Datasheet |
| |
|
|
Hynix Semiconductor, Inc.
|
| Part No. |
HYMP125P72CP4-C4 HYMP125P72CP4-S5 HYMP125P72CP4-S6 HYMP125P72CP4-Y5 HYMP31GP72CMP4-C4 HYMP31GP72CMP4-Y5 HYMP112P72CP8-C4 HYMP125P72CP8-C4 HYMP151P72CP8-C4 HYMP112P72CP8-S5 HYMP125P72CP8-S5 HYMP151P72CP8-S5 HYMP112P72CP8-S6 HYMP125P72CP8-S6 HYMP151P72CP8-S6 HYMP112P72CP8-Y5 HYMP125P72CP8-Y5 HYMP151P72CP8-Y5 HYMP151P72CP4-C4 HYMP151P72CP4-S5 HYMP151P72CP4-S6 HYMP151P72CP4-Y5 HYMP112R72CP8-C4
|
| Description |
240pin Registered DDR2 SDRAM dimms
256M X 72 DDR DRAM MODULE, 0.5 ns, DMA240 ROHS COMPLIANT, DIMM-240
512M X 72 DDR DRAM MODULE, 0.5 ns, DMA240 ROHS COMPLIANT, DIMM-240
128M X 72 DDR DRAM MODULE, 0.45 ns, DMA240 ROHS COMPLIANT, DIMM-240
256M X 72 DDR DRAM MODULE, 0.45 ns, DMA240 ROHS COMPLIANT, DIMM-240
128M X 72 DDR DRAM MODULE, 0.5 ns, DMA240 ROHS COMPLIANT, DIMM-240
|
| File Size |
505.66K /
32 Page |
View
it Online |
Download Datasheet |
| |
|
|
http://
Hynix Semiconductor, Inc.
|
| Part No. |
HYMP112U64CR8-C4 HYMP125U64CR8-C4 HYMP112U64CR8-S5 HYMP125U64CR8-S5 HYMP112U64CR8-S6 HYMP125U64CR8-S6 HYMP112U64CR8-Y5 HYMP125U64CR8-Y5 HYMP164U64CP6-C4 HYMP164U64CP6-S5 HYMP164U64CP6-S6 HYMP164U64CP6-Y5 HYMP112U64CP8-C4 HYMP125U64CP8-C4 HYMP112U64CP8-S5 HYMP125U64CP8-S5 HYMP112U64CP8-S6 HYMP125U64CP8-S6 HYMP112U64CP8-Y5 HYMP112U72CP8-C4 HYMP125U72CP8-C4 HYMP112U72CP8-S5 HYMP125U72CP8-S5 HYMP112U72CP8-S6 HYMP125U72CP8-S6 HYMP112U72CP8-Y5 HYMP125U72CP8-Y5 HYMP164U64CR6-C4 HYMP164U64CR6-S5 HYMP164U64CR6-S6 HYMP164U64CR6-Y5 HYMP125U64CP8-Y5
|
| Description |
240pin DDR2 SDRAM Unbuffered dimms
64M X 64 DDR DRAM MODULE, 0.4 ns, ZMA240 ROHS COMPLIANT, DIMM-240
64M X 64 DDR DRAM MODULE, 0.45 ns, ZMA240 ROHS COMPLIANT, DIMM-240
128M X 64 DDR DRAM MODULE, 0.45 ns, ZMA240 ROHS COMPLIANT, DIMM-240
128M X 72 DDR DRAM MODULE, 0.5 ns, ZMA240 ROHS COMPLIANT, DIMM-240
128M X 64 DDR DRAM MODULE, 0.5 ns, ZMA240 ROHS COMPLIANT, DIMM-240
128M X 72 DDR DRAM MODULE, 0.45 ns, ZMA240 ROHS COMPLIANT, DIMM-240
|
| File Size |
258.81K /
29 Page |
View
it Online |
Download Datasheet |
| |
|
|
Hynix Semiconductor, Inc.
HYNIX SEMICONDUCTOR INC
|
| Part No. |
HMT112U6AFP8C-G7 HMT112U6AFP8C-G8 HMT112U6AFP8C-H8 HMT112U7AFP8C-G7 HMT112U7AFP8C-G8 HMT112U7AFP8C-H8 HMT112U7AFP8C-H9 HMT112U7AFP8C-S5 HMT112U7AFP8C-S6 HMT112U7AFR8C-G7 HMT112U7AFR8C-G8 HMT112U7AFR8C-H8 HMT112U7AFR8C-H9 HMT112U7AFR8C-S5 HMT112U7AFR8C-S6 HMT164U6AFP6C-G7 HMT164U6AFP6C-G8 HMT164U6AFP6C-H8 HMT164U6AFP6C-H9 HMT164U6AFP6C-S5 HMT164U6AFP6C-S6 HMT164U6AFR6C-G7 HMT164U6AFR6C-G8 HMT164U6AFR6C-H8 HMT164U6AFR6C-H9 HMT164U6AFR6C-S5 HMT164U6AFR6C-S6 HMT125U7AFP8C-G7 HMT125U7AFP8C-G8 HMT125U7AFP8C-H8 HMT125U7AFP8C-H9 HMT125U7AFP8C-S5 HMT125U6AFP8C-G7 HMT125U6AFP8C-G8 HMT125U6AFP8C-H8 HMT112U6AFP8C-H9 HMT125U6AFP8C-H9 HMT112U6AFP8C-S5 HMT112U6AFR8C-H9 HMT125U6AFR8C-H9 HMT125U7AFR8C-H9 HMT112U7AFP6C-S5 HMT112U6AFP6C-S6 HMT112U6AFP6C-S5 HMT125U6AFP6C-S6 HMT125U6AFP6C-S5 HMT125U7AFP6C-S5 HMT125U7AFP6C-S6 HMT125U6AFP8C-S5 HMT112U6AFR8C-G7 HMT125U7AFR8C-G7 HMT112U6AFR8C-H8 HMT125U6AFR8C-G8 HMT125U6AFR8C-H8 HMT112U6AFR8C-G8 HMT125U7AFR8C-H8 HMT112U6AFR8C-S5 HMT125U7AFR8C-S5 HMT125U7AFR8C-G8 HMT125U6AFR8C-S6 HMT125U7AFP8C-S6 HMT125U6AFP8C-S6 HMT125U7AFR8C-S6
|
| Description |
240pin DDR3 SDRAM Unbuffered dimms
64M X 64 DDR DRAM MODULE, 20 ns, DMA204 LEAD FREE, UDIMM-204
128M X 72 DDR DRAM MODULE, 20 ns, DMA204 LEAD FREE, UDIMM-204
256M X 64 DDR DRAM MODULE, 20 ns, DMA204 LEAD FREE, UDIMM-204
256M X 72 DDR DRAM MODULE, 20 ns, DMA204 LEAD FREE, UDIMM-204
128M X 72 DDR DRAM MODULE, DMA240 LEAD FREE, DIMM-240
128M X 64 DDR DRAM MODULE, DMA240 LEAD FREE, DIMM-240
256M X 64 DDR DRAM MODULE, DMA240 LEAD FREE, DIMM-240
256M X 72 DDR DRAM MODULE, DMA240 LEAD FREE, DIMM-240
|
| File Size |
523.17K /
57 Page |
View
it Online |
Download Datasheet |
| |
|
|
Renesas Electronics Corporation.
Renesas Electronics, Corp.
|
| Part No. |
M38030F2L-XXXHP M38030F2L-XXXKP M38030F2L-XXXSP M38030F2L-XXXWG M38030MAL-XXXWG M38030MAL-XXXKP M38030FAL-XXXSP M38031FAL-XXXHP M38030FAL-XXXWG M38030MAL-XXXHP M38030FAL-XXXKP M38031FAL-XXXKP M38030FAL-XXXHP M38031FAL-XXXSP M38031FAL-XXXWG M38030MAL-XXXSP M38030F3L-XXXHP M38030F3L-XXXWG M38030M3L-XXXKP M38030F3L-XXXSP M38030F3L-XXXKP M38030M3L-XXXHP M38030FBL-XXXWG M38030MBL-XXXHP M38030FBL-XXXHP M38030FBL-XXXSP M38030MBL-XXXKP M38030M2L-XXXHP M38030M2L-XXXKP M38030M2L-XXXSP M38030M2L-XXXWG M38031F2L-XXXHP M38031F2L-XXXKP M38031F2L-XXXSP M38031F2L-XXXWG M38030FB-XXXHP M38031FBL-XXXSP M38035MBL-XXXSP M38038FBL-XXXSP M38039FBL-XXXSP M38030MBL-XXXSP M38036MBL-XXXSP M38037FBL-XXXSP M38037MBL-XXXSP M38036FBL-XXXSP M38038MBL-XXXSP M38031FC-XXXHP M38031FC-XXXKP M38031FC-XXXWG M38031FCL-XXXHP M38031FCL-XXXKP M38031FCL-XXXSP M38031FCL-XXXWG M38031F5-XXXKP M38031F5-XXXSP M38031F5-XXXWG M38031F5L-XXXHP M38031F5L-XXXKP M38031F5L-XXXSP M38031F5L-XXXWG M38030F1-XXXHP M38030F1-XXXKP M38030F1-XXXSP M38030F1-XXXWG M38030F1L-XXXHP M38030F1L-XXXKP M38030F1L-XXXSP M38030F1L-XXXWG M38031F1-XXXKP M38031F1-XXXWG M38031F1L-XXXHP M38031F1L-XXXKP M38031F6-XXXHP M38031F6-XXXKP M38031F6-XXXSP M38031F6-XXXWG M
|
| Description |
256 Kbit (32K x 8) nvSRAM; Organization: 32Kb x 8; Vcc (V): 2.7 to 3.6 V; Density: 256 Kb; Package: SOIC
3.3V Zero Delay Clock Buffer; Voltage (V): 3.3 V; Frequency Range: 10 MHz to 133 MHz; Outputs: 5; Operating Range: 0 to 70 C
256K (32K x 8) Static RAM; Density: 256 Kb; Organization: 32Kb x 8; Vcc (V): 4.50 to 5.50 V;
Three-PLL General Purpose FLASH Programmable Clock Generator; Voltage (V): 3.3 V; Input Range: 1 MHz to 166 MHz; Output Range: 1 MHz to 200 MHz; Outputs: 6
5V, 3.3V, ISR(TM) High-Performance CPLDs; # Macrocells: 256; Vcc (V): 3.3; fMax (MHz): 66; tPD (ns): 12
8-Mbit (512K x 16) Static RAM; Density: 8 Mb; Organization: 512Kb x 16; Vcc (V): 2.20 to 3.60 V;
9-Mbit (256K x 36/512K x 18) Pipelined SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 9 Mb; Organization: 512Kb x 18; Vcc (V): 3.1 to 3.6 V
9-Mbit (256K x 36/512K x 18) Flow-Through SRAM; Architecture: Standard Sync, Flow-through; Density: 9 Mb; Organization: 512Kb x 18; Vcc (V): 3.1 to 3.6 V
18-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 18 Mb; Organization: 512Kb x 36; Vcc (V): 1.7 to 1.9 V
Four Output PCI-X and General Purpose Buffer; Voltage (V): 3.3 V; Frequency Range: 0 MHz to 140 MHz; Outputs: 4; Operating Range: 0 to 70 C
18-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 18 Mb; Organization: 512Kb x 36; Vcc (V): 1.7 to 1.9 V
9-Mbit (256K x 36/512K x 18) Flow-Through SRAM with NoBL(TM) Architecture; Architecture: NoBL, Flow-through; Density: 9 Mb; Organization: 512Kb x 18; Vcc (V): 3.1 to 3.6 V
9-Mbit (256K x 36/512K x 18) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 9 Mb; Organization: 512Kb x 18; Vcc (V): 2.4 to 2.6 V
4-Mbit (512K x 8) Static RAM; Density: 4 Mb; Organization: 512Kb x 8; Vcc (V): 4.50 to 5.50 V;
4-Mbit (256K x 16) Static RAM; Density: 4 Mb; Organization: 256Kb x 16; Vcc (V): 2.20 to 3.60 V;
64K x 16 Static RAM; Density: 1 Mb; Organization: 64Kb x 16; Vcc (V): 3.0 to 3.6 V;
1-Mbit (64K x 16) Static RAM; Density: 1 Mb; Organization: 64Kb x 16; Vcc (V): 4.5 to 5.5 V;
9-Mbit (256K x 36/512K x 18) Pipelined SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 9 Mb; Organization: 256Kb x 36; Vcc (V): 3.1 to 3.6 V
1-Mbit (64K x 16) Static RAM; Density: 1 Mb; Organization: 64Kb x 16; Vcc (V): 3.0 to 3.6 V;
4 Mbit (512K x 8/256K x 16) nvSRAM; Organization: 512Kb x 8; Vcc (V): 2.7 to 3.6 V; Density: 4 Mb; Package: TSOP
4 Mbit (512K x 8/256K x 16) nvSRAM; Organization: 256Kb x 16; Vcc (V): 2.7 to 3.6 V; Density: 4 Mb; Package: TSOP
16-Mbit (1M x 16 / 2M x 8) Static RAM; Density: 16 Mb; Organization: 1Mb x 16; Vcc (V): 4.50 to 5.50 V;
4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY; Density: 128 Kb; Organization: 8Kb x 16; Vcc (V): 4.5 to 5.5 V; Speed: 35 ns
9-Mbit (256K x 36/512K x 18) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 9 Mb; Organization: 256Kb x 36; Vcc (V): 3.1 to 3.6 V
9-Mbit (256K x 36/512K x 18) Flow-Through SRAM with NoBL(TM) Architecture; Architecture: NoBL, Flow-through; Density: 9 Mb; Organization: 256Kb x 36; Vcc (V): 3.1 to 3.6 V
9-Mbit (256K x 36/512K x 18) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 9 Mb; Organization: 256Kb x 36; Vcc (V): 2.4 to 2.6 V
9-Mbit (256K x 36/512K x 18) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 9 Mb; Organization: 512Kb x 18; Vcc (V): 3.1 to 3.6 V
8-Mbit (512K x 16) Static RAM; Density: 8 Mb; Organization: 512Kb x 16; Vcc (V): 4.50 to 5.50 V;
9-Mbit (256K x 36/512K x 18) Flow-Through SRAM; Architecture: Standard Sync, Flow-through; Density: 9 Mb; Organization: 256Kb x 36; Vcc (V): 3.1 to 3.6 V
256K x 16 Static RAM; Density: 4 Mb; Organization: 256Kb x 16; Vcc (V): 4.5 to 5.5 V;
9-Mbit (256K x 36/512K x 18) Pipelined DCD Sync SRAM; Architecture: Standard Sync, Pipeline DCD; Density: 9 Mb; Organization: 256Kb x 36; Vcc (V): 3.1 to 3.6 V
4-Mbit (256K x 16) Static RAM; Density: 4 Mb; Organization: 256Kb x 16; Vcc (V): 3.0 to 3.6 V;
8-Mbit (1024K x 8) Static RAM; Density: 8 Mb; Organization: 1Mb x 8; Vcc (V): 2.20 to 3.60 V;
18-Mbit (512K x 36/1M x 18) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 18 Mb; Organization: 512Kb x 36; Vcc (V): 3.1 to 3.6 V
256K x 16 Static RAM; Density: 4 Mb; Organization: 256Kb x 16; Vcc (V): 3.0 to 3.6 V;
8-Mbit (1M x 8) Static RAM; Density: 8 Mb; Organization: 1Mb x 8; Vcc (V): 2.20 to 3.60 V;
3.3V Zero Delay Buffer; Voltage (V): 3.3 V; Frequency Range: 10 MHz to 133 MHz; Outputs: 8; Operating Range: -40 to 85 C
Programmable Skew Clock Buffer; Voltage (V): 5.0 V; Operating Frequency: 3.75 MHz to 80 MHz; Outputs: 8; Operating Range: -40 to 85 C
18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL(TM) Architecture; Architecture: NoBL, Flow-through; Density: 18 Mb; Organization: 512Kb x 36; Vcc (V): 3.1 to 3.6 V
18-Mbit (512K x 36/1M x 18) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 18 Mb; Organization: 1Mb x 18; Vcc (V): 3.1 to 3.6 V
512K x 8 Static RAM; Density: 4 Mb; Organization: 512Kb x 8; Vcc (V): 4.5 to 5.5 V;
18-Mbit (512K x 36/1M x 18) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 18 Mb; Organization: 512Kb x 36; Vcc (V): 2.4 to 2.6 V
2.5V or 3.3V, 200-MHz, 1:12 Clock Distribution Buffer; Voltage (V): 2.5/3.3 V; Frequency Range: 0 MHz to 200 MHz; Outputs: 12; Operating Range: -40 to 85 C
3.3V Zero Delay Clock Buffer; Voltage (V): 3.3 V; Frequency Range: 10 MHz to 133 MHz; Outputs: 5; Operating Range: -40 to 85 C
2M x 8 Static RAM; Density: 16 Mb; Organization: 2Mb x 8; Vcc (V): 3.0 to 3.6 V;
16 Mbit (512K X 32) Static RAM; Density: 16 Mb; Organization: 512Kb x 32; Vcc (V): 3.0 to 3.6 V;
3.3V Zero Delay Buffer; Voltage (V): 3.3 V; Frequency Range: 10 MHz to 133 MHz; Outputs: 8; Operating Range: 0 to 70 C
8-Mbit (1M x 8) Static RAM; Density: 8 Mb; Organization: 1Mb x 8; Vcc (V): 3.0 to 3.6 V;
5V, 3.3V, ISR(TM) High-Performance CPLDs; # Macrocells: 64; Vcc (V): 5; fMax (MHz): 125; tPD (ns): 6
2-Mbit (128K x 16) Static RAM; Density: 2 Mb; Organization: 128Kb x 16; Vcc (V): 3.0 to 3.6 V;
16-Mbit (1M x 16) Static RAM; Density: 16 Mb; Organization: 1Mb x 16; Vcc (V): 3.0 to 3.6 V;
4-Mbit (256K x 18) Pipelined DCD Sync SRAM; Architecture: Standard Sync, Pipeline DCD; Density: 4 Mb; Organization: 256Kb x 18; Vcc (V): 3.1 to 3.6 V
512K (32K x 16) Static RAM; Density: 512 Kb; Organization: 32Kb x 16; Vcc (V): 3.0 to 3.6 V;
4-Mbit (128K x 36) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 4 Mb; Organization: 128Kb x 36; Vcc (V): 3.1 to 3.6 V
1M x 16 Static RAM; Density: 16 Mb; Organization: 1Mb x 16; Vcc (V): 3.0 to 3.6 V;
Programmable Skew Clock Buffer; Voltage (V): 5.0 V; Operating Frequency: 3.75 MHz to 80 MHz; Outputs: 8; Operating Range: 0 to 70 C
3.3V Zero Delay Clock Buffer; Voltage (V): 3.3 V; Frequency Range: 10 MHz to 133 MHz; Outputs: 9; Operating Range: 0 to 70 C
MoBL(R) 2 Mbit (128K x 16) Static RAM; Density: 2 Mb; Organization: 128Kb x 16; Vcc (V): 2.20 to 3.60 V;
Rambus(R) XDR(TM) Clock Generator; VDD: 2.5 V; Input Frequency: 100 MHz to 133 MHz; Output Frequency: 300 MHz to 800 MHz; # Out: 4
2-Mbit (128K x 16) Static RAM; Density: 2 Mb; Organization: 128Kb x 16; Vcc (V): 2.20 to 3.60 V;
4-Mbit (128K x 36) Pipelined Sync SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 4 Mb; Organization: 128Kb x 36; Vcc (V): 3.1 to 3.6 V
5V, 3.3V, ISR(TM) High-Performance CPLDs; # Macrocells: 128; Vcc (V): 5; fMax (MHz): 167; tPD (ns): 7
2.5V or 3.3V, 200-MHz, 1:10 Clock Distribution Buffer; Voltage (V): 2.5/3.3 V; Frequency Range: 0 MHz to 200 MHz; Outputs: 10; Operating Range: 0 to 70 C
5V, 3.3V, ISR(TM) High-Performance CPLDs; # Macrocells: 128; Vcc (V): 5; fMax (MHz): 100; tPD (ns): 7
5V, 3.3V, ISR(TM) High-Performance CPLDs; # Macrocells: 128; Vcc (V): 5; fMax (MHz): 125; tPD (ns): 7
18-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 18 Mb; Organization: 512Kb x 36; Vcc (V): 1.7 to 1.9 V
Low Voltage Programmable Skew Clock Buffer; Voltage (V): 3.3 V; Operating Frequency: 3.75 MHz to 80 MHz; Outputs: 8; Operating Range: 0 to 70 C
Spread Spectrum Clock Generator; Voltage(V): 3.3 V; Input Frequency Range: 25 MHz to 100 MHz; Output Frequency Range: 25 MHz to 100 MHz; Operating Range: 0 to 70 C; Package: SOIC
Low Skew Clock Buffer; Voltage (V): 5.0 V; Operating Frequency: 3.75 MHz to 80 MHz; Outputs: 8; Operating Range: 0 to 70 C
5V, 3.3V, ISR(TM) High-Performance CPLDs; # Macrocells: 64; Vcc (V): 3.3; fMax (MHz): 143; tPD (ns): 9 单芯位CMOS微机
5V, 3.3V, ISR(TM) High-Performance CPLDs; # Macrocells: 64; Vcc (V): 5; fMax (MHz): 154; tPD (ns): 6 单芯位CMOS微机
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER 单芯位CMOS微机
5V, 3.3V, ISR(TM) High-Performance CPLDs; # Macrocells: 64; Vcc (V): 3.3; fMax (MHz): 100; tPD (ns): 9 单芯位CMOS微机
5V, 3.3V, ISR(TM) High-Performance CPLDs; # Macrocells: 128; Vcc (V): 3.3; fMax (MHz): 83; tPD (ns): 10 单芯位CMOS微机
5V, 3.3V, ISR(TM) High-Performance CPLDs; # Macrocells: 64; Vcc (V): 5; fMax (MHz): 125; tPD (ns): 6 单芯位CMOS微机
Three-PLL General-Purpose EPROM Programmable Clock Generator; Voltage (V): 3.3/5.0 V; Input Range: 1 MHz to 30 MHz; Output Range: .077 MHz to 100 MHz; Outputs: 6 单芯位CMOS微机
8-Mbit (512K x 16) MoBL(R) Static RAM; Density: 8 Mb; Organization: 512Kb x 16; Vcc (V): 2.20 to 3.60 V; 单芯位CMOS微机
High Speed Low Voltage Programmable Skew Clock Buffer; Voltage (V): 3.3 V; Operating Frequency: 3.75 MHz to 110 MHz; Outputs: 8; Operating Range: 0 to 70 C 单芯位CMOS微机
3.3V SDRAM Buffer for Mobile PCs with 4 SO-dimms; Voltage (V): 3.3 V; Frequency Range: 0 MHz to 100 MHz; Outputs: 10; Operating Range: 0 to 70 C 单芯位CMOS微机
3.3V Zero Delay Clock Buffer; Voltage (V): 3.3 V; Frequency Range: 10 MHz to 133 MHz; Outputs: 9; Operating Range: -40 to 85 C 单芯位CMOS微机
Programmable Skew Clock Buffer; Voltage (V): 5.0 V; Operating Frequency: 3.75 MHz to 80 MHz; Outputs: 8; Operating Range: -40 to 85 C 单芯位CMOS微机
2-Mbit (128K x 16) Static RAM; Density: 2 Mb; Organization: 128Kb x 16; Vcc (V): 3.0 to 3.6 V; 单芯位CMOS微机
MoBL(R) 1 Mbit (128K x 8) Static RAM; Density: 1 Mb; Organization: 128Kb x 8; Vcc (V): 2.20 to 3.60 V; 单芯位CMOS微机
18-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 18 Mb; Organization: 1Mb x 18; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机
1-Mbit (128K x 8) Static RAM; Density: 1 Mb; Organization: 128Kb x 8; Vcc (V): 4.50 to 5.50 V; 单芯位CMOS微机
4-Mbit (256K x 18) Pipelined Sync SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 4 Mb; Organization: 256Kb x 18; Vcc (V): 3.1 to 3.6 V 单芯位CMOS微机
2-Mbit (64K x 32) Pipelined Sync SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 2 Mb; Organization: 64Kb x 32; Vcc (V): 3.1 to 3.6 V 单芯位CMOS微机
200-MHz Field Programmable Zero Delay Buffer; Voltage (V): 2.5/3.3 V; Frequency Range: 10 MHz to 200 MHz; Outputs: 12; Operating Range: -40 to 85 C 单芯位CMOS微机
2-Mbit (128K x 16) Static RAM; Density: 2 Mb; Organization: 128Kb x 16; Vcc (V): 2.20 to 3.60 V; 单芯位CMOS微机
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER 单芯8位CMOS微机
2-Mbit (256K x 8) Static RAM; Density: 2 Mb; Organization: 256Kb x 8; Vcc (V): 2.20 to 3.60 V; 单芯8位CMOS微机
Very Low Jitter Field and Factory Programmable Clock Generator; Voltage (V): 3.3 V; Input Range: 10 MHz to 133 MHz; Output Range: 20 MHz to 200 MHz; Outputs: 2 单芯位CMOS微机
3.3V Zero Delay Clock Buffer; Voltage (V): 3.3 V; Frequency Range: 10 MHz to 133 MHz; Outputs: 5; Operating Range: 0 to 70 C 单芯位CMOS微机
3.3V Zero Delay Clock Buffer; Voltage (V): 3.3 V; Frequency Range: 10 MHz to 133 MHz; Outputs: 5; Operating Range: -40 to 85 C 单芯位CMOS微机
Three-PLL General Purpose FLASH Programmable Clock Generator; Voltage (V): 3.3 V; Input Range: 1 MHz to 166 MHz; Output Range: 0 MHz to 200 MHz; Outputs: 3 单芯位CMOS微机
1:8 Clock Fanout Buffer; Voltage (V): 3.3 V; Frequency Range: 0 MHz to 350 MHz; Outputs: 8; Operating Range: -40 to 85 C 单芯位CMOS微机
Quad PLL Clock Generator with 2-Wire Serial Interface; Voltage (V): 2.5/3.3 V; Input Range: 27 MHz to 27 MHz; Output Range: 4.2 MHz to 166 MHz; Outputs: 5 单芯位CMOS微机
2.5V or 3.3V, 200-MHz, 1:12 Clock Distribution Buffer; Voltage (V): 2.5/3.3 V; Frequency Range: 0 MHz to 200 MHz; Outputs: 12; Operating Range: 0 to 70 C 单芯位CMOS微机
3.3V Zero Delay Clock Buffer; Voltage (V): 3.3 V; Frequency Range: 10 MHz to 133 MHz; Outputs: 9; Operating Range: 0 to 70 C 单芯位CMOS微机
High Speed Multi-phase PLL Clock Buffer; Voltage (V): 3.3 V; Operating Frequency: 24 MHz to 200 MHz; Outputs: 11; Operating Range: 0 to 70 C 单芯位CMOS微机
2.5V or 3.3V, 200-MHz, 1:18 Clock Distribution Buffer; Voltage (V): 2.5/3.3 V; Frequency Range: 0 MHz to 200 MHz; Outputs: 18; Operating Range: -40 to 85 C 单芯位CMOS微机
-bit AVR Microcontroller with 8K Bytes In- System Programmable Flash 位AVR微控制器具有8K字节的系统内可编程闪
2.5V or 3.3V, 200-MHz, 1:12 Clock Distribution Buffer; Voltage (V): 2.5/3.3 V; Frequency Range: 0 MHz to 200 MHz; Outputs: 12; Operating Range: 0 to 70 C
1:8 Clock Fanout Buffer; Voltage (V): 3.3 V; Frequency Range: 0 MHz to 350 MHz; Outputs: 8; Operating Range: 0 to 70 C
Spread Spectrum Clock Generator; Voltage(V): 3.3 V; Input Frequency Range: 4 MHz to 32 MHz; Output Frequency Range: 4 MHz to 32 MHz; Operating Range: 0 to 70 C; Package: SOIC
High Speed Low Voltage Programmable Skew Clock Buffer; Voltage (V): 3.3 V; Operating Frequency: 3.75 MHz to 110 MHz; Outputs: 8; Operating Range: 0 to 70 C
5V, 3.3V, ISR(TM) High-Performance CPLDs; # Macrocells: 64; Vcc (V): 3.3; fMax (MHz): 100; tPD (ns): 9
|
| File Size |
1,602.57K /
119 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
