| |
|
 |
QLogic Corporation
|
| Part No. |
ISP1040C
|
| OCR Text |
...e st op trd y devsel perr idsel serr ird y reset clk riscoe we rdata15-0 testmode0/tdi reset cbe3-0 pa r int a nvdati nvcs nvdato/subid nvclk/3v nvram control pdata7-0 pod bsyled gpio3-0 rdpar diffs earb esd eig etg ebsy esel erst scsi diff... |
| Description |
Intelligent SCSI Processor
|
| File Size |
38.85K /
4 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Atmel Corp.
Atmel, Corp.
|
| Part No. |
AT697E-2E-E
|
| OCR Text |
...33 11 vss33 vcc33 vss33 c/be[1] serr 12 n.c. a/d[11] par vss33 a/d[13] 13 vcc33 a/d[7] a/d[10] vss33 vss33 14 vcc33 vss33 c/be[0] a/d[4] a/d[6] 15 n.c. a/d[2] vcc33 n.c. a/d[3] 16 n.c. vcc33 n.c. vdd18 vss18 17 vcc33 agnt[0] vss18 vdd18 vdd... |
| Description |
Rad-Hard 32 bit SPARC V8 Processor 32-BIT, 100 MHz, RISC PROCESSOR, CBGA349
|
| File Size |
104.26K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
Galileo Technology Services, LLC
|
| Part No. |
GT-64010A
|
| OCR Text |
...rupt* rst* pclk req* gnt* perr* serr* lock* devsel* stop* frame* par trdy* irdy* pad[31:0] cbe[3:0]* dwr* ras[3:0]* ad[31:28]/cs[3:0]* oeo* oee* oeb ale oe64* idsel ecas[3:0]* ocas[3:0]* leo dram dma pci interface cpu interface 32 4 64 ... |
| Description |
System Controller with PCI Interface for R4XXX/ R5000 Family CPUs(带PCI接口用于R4XXX/ R5000 系列 CPUs的系统控制器)
|
| File Size |
702.90K /
111 Page |
View
it Online |
Download Datasheet |
| |
|
|
quicklogic
|
| Part No. |
QL5032
|
| OCR Text |
...OPN Usr_Devsel Cfg_PERR_Det Cfg_serr_Sig Cfg_MstPERR_Det Master Mst_WrData_Rdy Mst_WrBurst_Done Mst_RdData[31:0] Mst_RdData_Valid Mst_RdBurst_Done Mst_Xfer_D1 Mst_Last_Cycle Mst_REQN Mst_IRDYN Mst_Tabort_Det Mst_TTO_Det
CLK RSTN IDSEL GN... |
| Description |
33 MHz/32-bit PCI Master/Target with Embedded Programmable Logic and dual Port SRAM
|
| File Size |
498.14K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
quicklogic
|
| Part No. |
QL5020
|
| OCR Text |
...et 04h). I/O Description
Cfg_serr_Sig Usr_TRDYN Usr_STOPN Usr_Devsel Usr_Last_Cycle_D1 Usr_Rdy Usr_Stop
System error asserted on the PCI bus. When this signal is active, the Signalled O System Error bit, bit 14 of the Status Register,... |
| Description |
33 MHz/32-bit PCI with Embedded Programmable Logic
|
| File Size |
584.44K /
21 Page |
View
it Online |
Download Datasheet |
| |
|
|
agere
|
| Part No. |
WL60040
|
| OCR Text |
...ardBus Pin Name DEVSEL_B PERR_B serr_B Alt. Funct. -- -- (WAIT_B) Pin # N7 P2 P4 Description Device select. Indicates that the target has decoded the address. Parity error. For reporting parity errors during PCI transactions except special ... |
| Description |
Controller Miscellaneous
|
| File Size |
121.72K /
10 Page |
View
it Online |
Download Datasheet |
| |
|
|
quicklogic
|
| Part No. |
QL5130
|
| OCR Text |
...get access.
Cfg_PERR_Det Cfg_serr_Sig Usr_TRDYN Usr_STOPN Usr_DEVSEL Usr_Last_Cycle_D1 Usr_Rdy Usr_Stop
O O O O O O I I
Array of Logic Cells
A wide range of additional features complements the QL5130 device. The FPGA portion of th... |
| Description |
33 MHz/32-Bit PCI Target with Embedded
Programmable Logic and Dual Port SRAM
|
| File Size |
704.61K /
24 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
