| |
|
 |
Integrated Device Technology, Inc.
|
| Part No. |
IDT71V67603133PFG IDT71V67603133BGG IDT71V67603133BQGI
|
| OCR Text |
...ted ( adv =low), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. the order o...b w 4 b w 3 b w 2 b w 1 c s 1 v d d v s s c l k g w b w e o e a d s c a d s p a d v a 8 a 9 31 32 33... |
| Description |
256K X 36 CACHE SRAM, 4.2 ns, PQFP100 14 X 20 MM, 1.40 MM HEIGHT, 1 MM PITCH, ROHS COMPLIANT, PLASTIC, TQFP-100
256K X 36 CACHE SRAM, 4.2 ns, PBGA119 14 X 22 MM, ROHS COMPLIANT, PLASTIC, MS-028AA, BGA-119
256K X 36 CACHE SRAM, 4.2 ns, PBGA165 13 X 15 MM, ROHS COMPLIANT, FBGA-165
|
| File Size |
420.55K /
23 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
POWEREX[Powerex Power Semiconductors]
|
| Part No. |
RM10TN-2H
|
| OCR Text |
Three-Phase Diode Bridge Module
7 Amperes/1600 Volts
A S D G H
E R B R "Y" F P Z Q
~~~
TYP
+
N L
-
"X"
K J
T C
W
M
U
V
Description: Powerex Three-Phase Diode Bridge Modules are designed for use in a... |
| Description |
128 x 64 pixel format, LED Backlight available
Three Phase Diode Bridge Module (7 Amperes/1600 Volts)
|
| File Size |
33.42K /
2 Page |
View
it Online |
Download Datasheet |
| |
|
|
Electronic Theatre Controls, Inc.
|
| Part No. |
FS6370-01
|
| OCR Text |
...2 c -bus serial interface ? three on-chip plls with programmable reference and feedback dividers ? four independently programmable mux...b vdd clk_a vdd fs6370 16-pin (0.150?) soic figure 2: block diagram i 2 c-bus interface eeprom power... |
| Description |
EEPROM Programmable 3-PLL Clock Generator IC EEPROM的可编程3 - PLL时钟发生器芯
|
| File Size |
1,408.71K /
25 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress Semiconductor, Corp.
|
| Part No. |
CY23S0909 CY23S09ZXC-1H CY23S09SC-1 CY23S09SC-1H CY23S09OC-1 CY23S09OC-1H CY23S05SC-1H CY23S05SXC-1H CY23S09ZC-1H CY23S09SXC-1H CY23S09OXC-1H CY23S09ZC-1HT
|
| OCR Text |
...are not required, Bank B can be three-stated. The select inputs also allow the input clock to be directly applied to the outputs for chip and system testing purposes. The CY23S09 and CY23S05 PLLs enter a power down mode when there are no ri... |
| Description |
Low-Cost 3.3V Spread AwareZero Delay Buffer 23S SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
23S SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 4.40 MM, MO-153, TSSOP-16
Low Cost 3.3V Spread Aware Zero Delay Buffer
|
| File Size |
243.22K /
9 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
