| |
|
 |
IDT[Integrated Device Technology]
|
| Part No. |
IDT5T9310NLI IDT5T9310 IDT5T9310NLI8
|
| OCR Text |
...mbol A[1:2] A[1:2] I/O I I Type Adjustable(1,4) Adjustable(1,4) Description Clock input. A[1:2] is the "true" side of the differential clock...Edge Rate(4)
(3) (2)
Value 1 750 50 Crossing Point 2
Units V mV % V V/ns
NOTES: 1. The 1V ... |
| Description |
2.5V LVDS 1:10 CLOCK BUFFER TERABUFFER II
|
| File Size |
88.04K /
12 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
IDT[Integrated Device Technology]
|
| Part No. |
IDT5T9316NLI IDT5T9316 IDT5T9316NLI8
|
| OCR Text |
...mbol A[1:2] A[1:2] I/O I I Type Adjustable(1,4) Adjustable(1,4) Description Clock input. A[1:2] is the "true" side of the differential clock...Edge Rate(4)
(3) (2)
Value 1 750 50 Crossing Point 2
Units V mV % V V/ns
NOTES: 1. The 1V ... |
| Description |
2.5V LVDS 1:16 CLOCK BUFFER TERABUFFER II
|
| File Size |
92.92K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
OKI electronic components
OKI[OKI electronic componets]
|
| Part No. |
MSM7717-03 MSM7717-02 MSM7717-01 MSM7717_01_02_03 MSM7717
|
| OCR Text |
...84/768/1536/1544/2048/200 kHz * Adjustable transmit gain * Adjustable receive gain * Built-in reference voltage supply * Package options: 24...edge of the BCLK signal and latched into the internal register when shifted by eight bits. The start... |
| Description |
From old datasheet system
Single Rail CODEC
|
| File Size |
144.65K /
19 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
IDT5T93GL16NLI8
|
| OCR Text |
... i/o type description a [1:2] i adjustable (1,4) clock input. a [1:2] is the "true" side of the differential clock input. a [1:2] i adjust...edge rate (4) 2 v/ns notes: 1. the 732mv peak-to-peak input pulse level is specified to allow consis... |
| Description |
2.5V LVDS 1:16 Glitchless Clock Buffer TeraBuffer II
|
| File Size |
116.64K /
15 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
