| |
|
 |
Hynix
|
| Part No. |
HY5MS7B2BLF
|
| OCR Text |
...the dpd feature input clock - differential clock inputs (ck, ck ) data mask - dm0 ~ dm3: input mask signals for write data - dm masks w...to the jedec standard regulation (low power ddr sdram) cas latency - programmable cas latency ... |
| Description |
Mobile DDR SDRAM 512M
|
| File Size |
1,600.75K /
61 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Motorola
|
| Part No. |
MPC9456
|
| OCR Text |
...ffers 10 low-skew outputs and a differential LVPECL clock input. The outputs are configurable and support 1:1 and 1:2 output to input frequency ratios. The MPC9456 is specified for the extended temperature range of -40 to 85C. Features * Co... |
| Description |
MPC9456 2.5V and 3.3V LVCMOS Clock Fanout Buffer
2.5V and 3.3V LVCMOS Clock Fanout Buffer
|
| File Size |
133.67K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
M2026
|
| OCR Text |
... Reference clock inputs support differential LVDS, LVPECL, as well as single-ended LVCMOS, LVTTL Loss of Lock (LOL) output pin; Narrow Band...to enable SONET (GR-253) /SDH (G.813) MTIE and TDEV compliance during reselection Single 3.3V power... |
| Description |
SAW PLL for Frequency Translation with automatic reference clock reselection, Loss of Lock indicator, and Hitless Switching options
|
| File Size |
333.73K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
Motorola
|
| Part No. |
MPC9239
|
| OCR Text |
...z to 900 MHz and the support of differential LVPECL output signals the device meets the needs of the most demanding clock applications.
M...to 900 MHz synthesized clock output signal Differential LVPECL output LVCMOS compatible control inpu... |
| Description |
900 MHz Low Voltage LVPECL Clock Synthesizer
900 MHz Low Voltage LVPECL Clock Syntheslzer
|
| File Size |
174.72K /
12 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
