showing pdf Datasheet P14 Full Text Search --- IC-ON-LINE


	Part Number	Hot Search : PAD500 1004G SB206 APM4431 SLA4390 R3010 PESD5V HSP185
	Product Description
	Full Text Search

showing Datasheet PDF File

For showing Found Datasheets File :: 10149 Search Time::1.391ms
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | <14> | 15 |

				PHILIPS[Philips Semiconductors]
Part No.	74HCT27 74HC27 74HC27N 74HCT27D 74HCT27N 74HC27D
OCR Text	... GND to 3 V. Fig.6 Waveforms showing the input (nA, nB, nC) to output (nY) propagation delays and the output transition times. PACKAGE OUTLINES See "74HC/HCT/HCU/HCMOS Logic Package Outlines". December 1990 5
Description	8-Bit Parallel-Out Serial Shift Registers 14-SOIC -40 to 85 Triple 3-input NOR gate
File Size	32.79K / 5 Page	View it Online	Download Datasheet

				PHILIPS[Philips Semiconductors] NXP Semiconductors
Part No.	74HCT280 74HC280N 74HC280 74HC280D 74HCT280D 74HCT280N 74HC280U 74HCT280U
OCR Text	...D to 3 V. Fig.6 Waveforms showing the data input (In) to parity outputs (E, O) propagation delays and the output transition time. APPLICATION INFORMATION For a single-chip 16-bit even/odd parity generator/checker, see PC74HC/HCT...
Description	74HC/HCT280; 9-bit odd/even parity generator/checker
File Size	49.58K / 7 Page	View it Online	Download Datasheet

				NXP Semiconductors PHILIPS[Philips Semiconductors]
Part No.	74HCT299 74HC299PW 74HC299 74HC299D 74HC299DB 74HC299N 74HCT299D 74HCT299DB 74HCT299N 74HCT299PW
OCR Text	... t TLH Fig.6 Waveforms showing the clock (CP) to output (I/On, Q0, Q7) propagation delays, the clock pulse width, the I/On, DSR and DSL to CP set-up and hold times, the output transition times and the maximum clock frequency. (1...
Description	8-bit universal shift register; 3-state 8-bit universal shift register 3-state
File Size	85.22K / 11 Page	View it Online	Download Datasheet

				NXP Semiconductors N.V. PHILIPS[Philips Semiconductors]
Part No.	74HCT42 74HC42 74HC42PW 74HC42D 74HC42DB 74HC42N 74HCT42D 74HCT42DB 74HCT42N 74HCT42PW 74HC42D-T 74HC-HCT42-CNV-15
OCR Text	...D to 3 V. Fig.6 Waveforms showing the input (An) to output (Yn) propagation delays and the output transition times. PACKAGE OUTLINES See "74HC/HCT/HCU/HCMOS Logic Package Outlines". December 1990 6
Description	BCD to decimal decoder (1-of-10) BCD to decimal decoder 1-of-10 HCT SERIES, DECIMAL DECODER/DRIVER, INVERTED OUTPUT, PDSO16
File Size	41.81K / 6 Page	View it Online	Download Datasheet

				NXP Semiconductors N.V. PHILIPS[Philips Semiconductors]
Part No.	74HCT4510 74HC4510 74HC4510PW 74HC4510D 74HC4510DB 74HC4510N 74HCT4510D 74HCT4510DB 74HCT4510N 74HCT4510PW
OCR Text	...o 3 V. Fig.8 Fig.7 Waveforms showing the clock (CP) to output (Qn) and terminal count (TC) propagation delays, the clock pulse width and the maximum clock pulse frequency. Waveforms showing the set-up and hold times from count enable ...
Description	Quadruple D-Type Flip-Flops With Clear 16-TSSOP -40 to 85 BCD up/down counter HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL DECADE COUNTER, PDSO16 BCD up/down counter HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL DECADE COUNTER, PDIP16 BCD up/down counter BCD码向向下计数
File Size	97.72K / 12 Page	View it Online	Download Datasheet

				PHILIPS[Philips Semiconductors] NXP Semiconductors
Part No.	74HCT4511 74HC4511 HCT4511 74HC4511D 74HC4511N 74HCT4511D 74HCT4511N 74HC4511U 74HCT4511U
OCR Text	...D to 3 V. Fig.8 Waveforms showing the input (Dn, LT) to output (Qn) propagation delays and the output transition times. Fig.9 Waveforms showing the input (LE) to output (Qn) propagation delays and the latch enable pulse width. ...
Description	BCD to 7-segment latch/decoder/driver
File Size	80.02K / 12 Page	View it Online	Download Datasheet

				PHILIPS[Philips Semiconductors] NXP Semiconductors N.V.
Part No.	74HCT4514 74HC4514 74HC4514N 74HC4514D 74HCT4514D 74HCT4514N 74HC4514DB 74HC4514PW 74HCT4514DB 74HCT4514PW 74HC4514NB 74HCT4514N3 74HC4514U
OCR Text	... GND to 3 V. Fig.6 Waveforms showing the input (An, LE, E) to output (Qn) propagation delays and the output transition times. The shaded areas indicate when the input is permitted to change for predictable output performance. (1) HC :...
Description	4-to-16 line decoder/demultiplexer with input latches(甯???ラ?瀛??4-16绾胯????/澶?矾??В?? 4-to-16 line decoder/demultiplexer with input latches 46线译码器/多路解复用器的输入锁存器 74HC/HCT4514; 4-to-16 line decoder/demultiplexer with input latches 4-to-16 line decoder-demultiplexer with input latches
File Size	76.20K / 9 Page	View it Online	Download Datasheet

				PHILIPS[Philips Semiconductors] NXP Semiconductors N.V.
Part No.	74HCT4515 74HC4515PW 74HC4515 74HC4515D 74HC4515DB 74HC4515N 74HCT4515D 74HCT4515DB 74HCT4515N 74HCT4515PW 74HC4515N3 74HCT4515N3 74HCT4515U 74HC4515U
OCR Text	...D to 3 V. Fig.6 Waveforms showing the input (An, LE, E) to output (Qn) propagation delays and the output transition times. The shaded areas indicate when the input is permitted to change for predictable output performance. (1) HC :...
Description	74HC/HCT4515; 4-to-16 line decoder/demultiplexer with input latches; inverting 4-to-16 line decoder/demultiplexer with input latches；inverting(带输入锁存的4-16线译码器/多路分解；反 4-Bit Synchronous Up/Down Binary Counters 16-SOIC -40 to 85
File Size	64.67K / 8 Page	View it Online	Download Datasheet

				NXP Semiconductors N.V. PHILIPS[Philips Semiconductors]
Part No.	74HCT4516 74HC4516 74HC4516N 74HC4516D 74HC4516DB 74HCT4516D 74HCT4516DB 74HCT4516N
OCR Text	...D to 3 V. Fig.7 Waveforms showing the clock (CP) to output (Qn) and terminal count (TC) propagation delays, the clock pulse width and the maximum clock pulse frequency. Fig.8 Waveforms showing the set-up and hold times form coun...
Description	Binary up/down counter HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PDIP16
File Size	95.51K / 14 Page	View it Online	Download Datasheet

				NXP Semiconductors PHILIPS[Philips Semiconductors]
Part No.	74HCT4518 74HC4518 74HCT4518D 74HC4518DB 74HC4518N
OCR Text	... GND to 3 V. Fig.7 Waveforms showing hold and set-up times for nCP0 to nCP1 and nCP1 to nCP0. Conditions: nCP1 = HIGH while nCP0 is triggered on a LOW-to-HIGH transition and nCP0 = LOW, while nCP1 is triggered on a HIGH-to-LOW transit...
Description	Dual synchronous BCD counter
File Size	63.06K / 7 Page	View it Online	Download Datasheet

For showing Found Datasheets File :: 10149 Search Time::1.391ms
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | <14> | 15 |