| |
|
 |
Samsung Electronic
|
| Part No. |
K4R271669B
|
| OCR Text |
...b0 8 1:8 demux 1:8 demux packet decode 8 5 3 row2 ..row0 col4 ..col0 ctm ctmn cfm cfmn 2 sck,cmd rclk tclk control registers dc cop c bc ma mb dx xop bx d r r rop b r 8 8 6 5 5 5 5 5 6 9 5 5 11 av m s write buffer match match mux match devi... |
| Description |
Direct RDRAMData Sheet
|
| File Size |
314.04K /
20 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Cypress
|
| Part No. |
CY7C1263KV18-400BZC CY7C1265KV18-550BZC
|
| OCR Text |
...ess register d [17:0] read add. decode read data reg. rps wps control logic address register reg. reg. reg. 36 19 72 18 bws [1:0] v ref write add. decode write reg 36 a (18:0) 19 512k x 18 array 512k x 18 array 512k x 18 array 18 cq cq doff... |
| Description |
36-Mbit QDRII SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
|
| File Size |
625.53K /
31 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress
|
| Part No. |
CY7C1248KV18-400BZC CY7C1250KV18-400BZC
|
| OCR Text |
...ogic address register read add. decode read data reg. r/w output logic reg. reg. reg. 18 36 18 bws [1:0] v ref write add. decode 18 20 18 ld control r/w doff 1m x 18 array 1m x 18 array 18 dq [17:0] 18 cq cq qvld write reg write reg clk a (... |
| Description |
36-Mbit DDR II SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency)
|
| File Size |
618.67K /
28 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
