| |
|
 |
IBM Microeletronics
|
| Part No. |
IBM13M16734BCB
|
| OCR Text |
..., ck2, and ck3 terminated clock nets (ck1, ck2, ck3): pck out1 in to out6 out10 30pf phase lock loop achieved in part through equal-length wiring. 1. the pll is programmed via a combination of the feedback path and on-dimm load- ing. pll f... |
| Description |
16M x 72 1 Bank Registered SDRAM Module(16M x 72 1组带寄存同步动态RAM模块)
|
| File Size |
151.38K /
18 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
IBM Microeletronics
|
| Part No. |
IBM13M16734BCC
|
| OCR Text |
..., ck2, and ck3 terminated clock nets (ck1, ck2, ck3): pck out1 in to out6 out10 30pf phase lock loop achieved in part through equal-length wiring. 1. the pll is programmed via a combination of the feedback path and on-dimm loading. pll fee... |
| Description |
16M x 72 1 Bank Registered/Buffered SDRAM Module(16M x 72 1组寄缓冲同步动态RAM模块)
|
| File Size |
187.30K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
IBM Microeletronics
|
| Part No. |
IBM13M16734JCA
|
| OCR Text |
..., ck2, and ck3 terminated clock nets (ck1, ck2, ck3): pck out1 in 12pf to out3 out10 12pf phase lock loop achieved in part through equal-length wiring. notes: sdram out4 pck register (1:1) 1. the pll is programmed via a combination of the ... |
| Description |
16M x 72 1 Bank Registered/Buffered SDRAM Module(16M x 72 1组寄缓冲同步动态RAM模块16M x 72高速存储器阵列结构
|
| File Size |
154.53K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
IBM Microeletronics
|
| Part No. |
IBM13M64734BCA
|
| OCR Text |
..., ck2, and ck3 terminated clock nets (ck1, ck2, ck3): pck out1 in to out6 out10 12pf phase lock loop achieved in part through equal-length wiring. 1. the pll is programmed via a combination of the feedback path and on-dimm loading. pll fee... |
| Description |
64M x 72 1 Bank Registered/Buffered SDRAM Module(64M x 72 1组寄缓冲同步动态RAM模块)
|
| File Size |
160.83K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
IBM Microeletronics
|
| Part No. |
IBM13M8734HCB
|
| OCR Text |
..., ck2, and ck3 terminated clock nets (ck1, ck2, ck3): pck out1 in 24pf to out3 out10 30pf phase lock loop achieved in part through equal-length wiring. notes: sdram out4 pck register (1:1) 1. the pll is programmed via a combination of the ... |
| Description |
8M x 72 1 Bank Registered SDRAM Module with PLL(8M x 72 1组带锁相环的寄存同步动态RAM模块)
|
| File Size |
149.11K /
19 Page |
View
it Online |
Download Datasheet |
| |
|
|
http://
|
| Part No. |
ANI-010
|
| OCR Text |
...l stress to which these compo- nets are subjected. always preheat the printed circuit board (failure to do so can ca use excessive thermal shock and stress that can result in damage to the component). the ovens used should be 100% conv... |
| Description |
Reflow Soldering Guidelines for RoHS* Compliant VCOs and Synthesizers
|
| File Size |
49.78K /
2 Page |
View
it Online |
Download Datasheet |
| |
|
|
Xilinx, Inc.
|
| Part No. |
XC2V10000 XC2V2000
|
| OCR Text |
...buffers, with up to eight clock nets per quadrant. each global clock mux buffer can select one of the two clock inputs and switch glitch-free from one clock to the other. each dcm block is able to drive up to four of the 16 global clock m... |
| Description |
Virtex-II 1.5V Field-Programmable Gate Arrays(Virtex-II 1.5V 现场可编程门阵列) 的Virtex - II 1.5V的现场可编程门阵列（的Virtex - II 1.5V的现场可编程门阵列）
|
| File Size |
99.69K /
8 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
