| |
|
 |
Integrated Device Technology, Inc.
|
| Part No. |
IDTCV104B
|
| OCR Text |
...inc. dsc-6382/16 features: ? 4 pll architecture ? linear frequency programming ? independent frequency programming and ssc control ? band-gap circuit for differential output ? high power-noise rejection ratio ? 66mhz to 533mhz cpu frequenc... |
| Description |
CLOCK GENERATOR FOR DESKTOP PC PLATFORMS
|
| File Size |
96.43K /
21 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
|
| Part No. |
PI6C2520A
|
| OCR Text |
... low-jitter, phase-locked loop (pll) clock driver, distributing low-noise clock signals for networking applications. by connecting the feedback fb_out output to the feedback fb_in input, the propagation delay from the clk_in input to any cl... |
| Description |
Twenty Distributed-Output Clock Driver
|
| File Size |
106.11K /
8 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|