Part Number Hot Search : 
082R5FKR MB89P945 T857APAI GP10A A1010 2SD601 C7SZ0 082R5FKR
Product Description
Full Text Search
  logic-controlled Datasheet PDF File

For logic-controlled Found Datasheets File :: 40911    Search Time::3.062ms    
Page :: | 1 | 2 | 3 | 4 | <5> | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |   

    MICREL[Micrel Semiconductor]
Part No. SY89531LHCTR SY89531LHC SY89531LHH SY89531LHHTR SY89531L MICRELINC-SY89531LHHTR
OCR Text ...s s TTL/CMOS compatible control logic s 3 independently programmable output frequency banks: * 9 differential output pairs @BankB (HSTL) * 2...controlled by FSEL_A (0:2). Terminate outputs with 50 to VCC -2V. See "Output Termination Recommenda...
Description 3.3V, PRECISION, 33MHz to 500MHz PROGRAMMABLE LVPECL AND HSTL BUS CLOCK SYNTHESIZER

File Size 101.61K  /  16 Page

View it Online

Download Datasheet





    CY7C1382DV25 CY7C1382DV25-167AXC CY7C1382DV25-167AXI CY7C1382DV25-167BZC CY7C1382DV25-167BZI CY7C1382DV25-167BZXC

Cypress Semiconductor
Part No. CY7C1382DV25 CY7C1382DV25-167AXC CY7C1382DV25-167AXI CY7C1382DV25-167BZC CY7C1382DV25-167BZI CY7C1382DV25-167BZXC
OCR Text ...V25 CY7C1382DV25, CY7C1382FV25 Logic Block Diagram - CY7C1380DV25/CY7C1380FV25 [3] (512K x 36) A0, A1, A ADDRESS REGISTER 2 A[1:0...controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQPX are p...
Description 18-Mbit (512K x 36/1M x 18) Pipelined SRAM

File Size 952.20K  /  29 Page

View it Online

Download Datasheet

    Fairchild
Part No. 74LVT16373 74LVTH16373
OCR Text ...er "X" to the ordering code. Logic Symbol (c) 2001 Fairchild Semiconductor Corporation DS012021 www.fairchildsemi.com 74LVT16...controlled with each byte functioning identically, but independent of the other. Control pins can be...
Description Low Voltage 16-Bit Transparent Latch
From old datasheet system

File Size 92.67K  /  8 Page

View it Online

Download Datasheet

    http://
Part No. STK22C48-NF25TR STK22C48-NF25I STK22C48-NF25ITR
OCR Text ... e or g v ih v ih input logic ?1? voltage 2.2 v cc + .5 2.2 v cc + .5 v all inputs v il input logic ?0? voltage v ss ? .5 0.8 v s...controlled g, h sram read cycle #2: e and g controlled g no. symbols parameter stk22c48-25 stk22...
Description 2Kx8 AutoStore nvSRAM

File Size 158.88K  /  16 Page

View it Online

Download Datasheet

    X9520V20I-AT2 X9520V20IZ-AT2

Intersil Corporation
Part No. X9520V20I-AT2 X9520V20IZ-AT2
OCR Text ... RW0 RL0 8 WP PROTECT LOGIC 6 - BIT NONVOLATILE MEMORY CONSTAT RH1 WIPER COUNTER REGISTER SDA SCL DATA REGISTER C...Controlled Potentiometer (DCP) devices, V1/VCC power-on reset control, V1/VCC low voltage reset cont...
Description Triple DCP, POR, 2kbit EEPROM Memory, Dual Voltage Monitors

File Size 442.03K  /  29 Page

View it Online

Download Datasheet

    CY7C1363C-100AJXC CY7C1363C-100AJXI CY7C1363C-100AXC CY7C1363C-100AXI CY7C1363C-100BGC CY7C1363C-100BGI CY7C1363C-100BGX

Cypress Semiconductor
Part No. CY7C1363C-100AJXC CY7C1363C-100AJXI CY7C1363C-100AXC CY7C1363C-100AXI CY7C1363C-100BGC CY7C1363C-100BGI CY7C1363C-100BGXC CY7C1363C-100BGXI CY7C1363C-100BZC CY7C1363C-100BZI CY7C1363C-100BZXC CY7C1363C-100BZXI CY7C1361C-100AJXC CY7C1361C-100AJXI CY7C1361C-100AXC CY7C1361C-100AXE CY7C1361C-100AXI CY7C1361C-100BGC CY7C1363C-133AJXC CY7C1363C-133AJXI
OCR Text ...croprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counter captures th...controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addres...
Description 9-Mbit (256K x 36/512K x 18) Flow-Through SRAM

File Size 567.47K  /  31 Page

View it Online

Download Datasheet

    AD9835EB

Analog Devices
Part No. AD9835EB
OCR Text ...the AD9835, the crystal and the logic. Figure 1: Evaluation Board Setup IB M C o m p a tib le P C P a ra lle l P o rt C e n tro n ics ...controlled by the user via a SMB connector or alternatively, by switch SW1-2. With LK1 in position "...
Description Evaluation Board for the AD9835 Direct Digital Synthesizer

File Size 485.17K  /  8 Page

View it Online

Download Datasheet

    CY7C1327G-133AXC CY7C1327G-133AXI CY7C1327G-133BGC CY7C1327G-133BGI CY7C1327G-133BGXC CY7C1327G-133BGXI CY7C1327G-166AXC

Cypress Semiconductor, Corp.
Cypress Semiconductor Corp.
Part No. CY7C1327G-133AXC CY7C1327G-133AXI CY7C1327G-133BGC CY7C1327G-133BGI CY7C1327G-133BGXC CY7C1327G-133BGXI CY7C1327G-166AXC CY7C1327G-166AXI CY7C1327G-166BGC CY7C1327G-166BGI CY7C1327G-166BGXC CY7C1327G-166BGXI CY7C1327G-200AXC CY7C1327G-200AXI CY7C1327G-200BGC CY7C1327G-200BGI CY7C1327G-200BGXC CY7C1327G-200BGXI CY7C1327G-250BGXI CY7C1327G06 CY7C1327G-250BGC CY7C1327G-250BGXC
OCR Text ...-standard JESD8-5compatible. Logic Block Diagram A0, A1, A MODE ADDRESS REGISTER 2 A[1:0] ADV CLK BURST Q1 COUNTER AND LOGIC ...controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP[A:B] a...
Description 4-Mbit (256K x 18) Pipelined Sync SRAM 256K X 18 CACHE SRAM, 2.8 ns, PBGA119
4-Mbit (256K x 18) Pipelined Sync SRAM 256K X 18 CACHE SRAM, 2.6 ns, PBGA119
4-Mbit (256K x 18) Pipelined Sync SRAM 256K X 18 CACHE SRAM, 3.5 ns, PBGA119
4-Mbit (256K x 18) Pipelined Sync SRAM(4-Mb (256K x 18)管道式同步SRAM)

File Size 369.85K  /  18 Page

View it Online

Download Datasheet

    CY7C1323AV25-100BZC CY7C1323AV25-167BZC CY7C1323AV25-133BZC

Cypress Semiconductor
Part No. CY7C1323AV25-100BZC CY7C1323AV25-167BZC CY7C1323AV25-133BZC
OCR Text ...on CY7C1323AV25 - 256K x 36 Logic Block Diagram (CY7C1323AV25) A(1:0) 19 A(18:0) 17 Burst Logic LD K K CLK Gen. Write Add. ...controlled by the rising edge of the input clocks (K and K). Read Operations The CY7C1323AV25 is org...
Description 18-Mbit 4-Word Burst SRAM with DDR-I Architecture

File Size 371.30K  /  18 Page

View it Online

Download Datasheet

    CY7C1303AV25-100BZC CY7C1306AV25-100BZC CY7C1303AV25-167BZC CY7C1306AV25-167BZC CY7C1303AV25-133BZC CY7C1306AV25-133BZC

Cypress Semiconductor
Part No. CY7C1303AV25-100BZC CY7C1306AV25-100BZC CY7C1303AV25-167BZC CY7C1306AV25-167BZC CY7C1303AV25-133BZC CY7C1306AV25-133BZC
OCR Text ... 18 CY7C1306AV25 - 512K x 36 Logic Block Diagram (CY7C1303AV25) D[17:0] 18 Write Data Reg Write Add. Decode Write Data Reg Read Add. De...controlled by the rising edge of the input clocks (K and K). All synchronous data outputs (Q[x:0]) p...
Description Memory : Sync SRAMs
18-Mb Burst of 2 Pipelined SRAM with QDR(TM) Architecture
18-Mb Burst of 2 Pipelined SRAM with QDR⑩ Architecture
18-Mb Burst of 2 Pipelined SRAM with QDR Architecture
18-Mb Burst of 2 Pipelined SRAM with QDR?/a> Architecture

File Size 325.22K  /  19 Page

View it Online

Download Datasheet

For logic-controlled Found Datasheets File :: 40911    Search Time::3.062ms    
Page :: | 1 | 2 | 3 | 4 | <5> | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |   

▲Up To Search▲

 




Price and Availability




 
Price & Availability of logic-controlled

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X
0.57499599456787