| |
|
 |
Mini-Circuits
Alliance Semiconductor, Corp.
ALSC[Alliance Semiconductor Corporation]
|
| Part No. |
ASM5P2309NZG-08-ST ASM5I2309NZF-08-SR ASM5I2309NZF-08-ST ASM5I2309NZG-08-SR ASM5I2309NZG-08-ST ASM5P2309NZ ASM5P2309NZF-08-SR ASM5P2309NZF-08-ST ASM5P2309NZG-08-SR ASM2P2309NZF-08-ST ASM2I2309NZG-08-ST ASM2I2309NZF-08-SR ASM2I2309NZG-08-SR ASM2P2309NZF-08-SR ASM2P2309NZG-08-ST ASM2I2309NZF-08-ST ASM2P2309NZG-08-SR
|
| OCR Text |
Nine Output 3.3V Buffer
Features Functional Description
One-input to nine-output Buffer/Driver Supports two DIMMs or four SO-DIMMs with one additional output for feedback to an external or chipset PLL Low power consumption for mobile appl... |
| Description |
2309 SERIES, LOW SKEW CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 0.150 INCH, GREEN, SOIC-16
2309 SERIES, LOW SKEW CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 0.150 INCH, ROHS COMPLIANT, SOIC-16
Nine Output 3.3V Buffer 九输.3V的缓冲区
|
| File Size |
389.75K /
9 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
ATMEL[ATMEL Corporation]
|
| Part No. |
AT93C46A_07 AT93C46A
|
| OCR Text |
......
1. Requires a minimum of nine clock cycles.
Figure 5. EWDS Timing(1)
CS
tCS
SK
DI
Note:
1
0
0
0
0
...
1. Requires a minimum of nine clock cycles.
7
5089B-SEEPR-2/07
Figure 6. WRITE Timing
... |
| Description |
Three-wire Automotive Temperature Serial EEPROM
|
| File Size |
442.22K /
14 Page |
View
it Online |
Download Datasheet |
| |
|
|
AZM[Arizona Microtek, Inc]
|
| Part No. |
AZ10E111FN AZ100E111 AZ100E111FN AZ10E111
|
| OCR Text |
... The IN signal is fanned-out to nine identical differential outputs. An Enable input is also provided. A HIGH disables the device by forcing...output for single-ended use or a DC bias reference for AC coupling to the device. For single-ended i... |
| Description |
ECL/PECL 1:9 Differential Clock Driver
|
| File Size |
87.74K /
6 Page |
View
it Online |
Download Datasheet |
| |
|
|
AZM[Arizona Microtek, Inc]
|
| Part No. |
AZ10LVE111EFN AZ100LVE111E AZ100LVE111EFN AZ10LVE111E
|
| OCR Text |
... The IN signal is fanned-out to nine identical differential outputs. An Enable input is also provided. A HIGH disables the device by forcing...output for single-ended use or a DC bias reference for AC coupling to the device. For single-ended i... |
| Description |
ECL/PECL 1:9 Differential Clock Driver with Enable
|
| File Size |
99.87K /
6 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTEGRATED SILICON SOLUTION INC
|
| Part No. |
IS41LV16257A-35KL
|
| OCR Text |
...address bits. these are entered nine bits (a0-a8) at a time. the row address is latched by the row address strobe ( ras ). the column addres...output remains in the high-z state during the cycle. power-on after application of the v cc supply,... |
| Description |
256K X 16 FAST PAGE DRAM, 35 ns, PDSO40
|
| File Size |
131.67K /
20 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
