|
|
 |
IDT
|
Part No. |
IDT71V25761S166PFI8
|
OCR Text |
...he first cycle address from the processor, initiating the access sequence. the first cycle of output data will be pipelined for one cycle be...controller) input synchronous adsp address status (processor) input synchronous lbo linear / interle... |
Description |
3.3V 128K x 36 Synchronous PipeLined Burst SRAM with 2.5V I/O
|
File Size |
279.68K /
22 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Cypress
|
Part No. |
CY7C1368B-166AC CY7C1368B-166AJC
|
OCR Text |
... aj package version separate processor and controller address strobes synchronous self-timed writes asynchronous output enable jedec-standard 100-pin tqfp package and pinout ?zz? sleep mode option functional description [1] the c... |
Description |
9-Mb (256K x 32) Pipelined DCD Sync SRAM
|
File Size |
264.62K /
17 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|