| |
|
 |
Winbond Electronics
|
| Part No. |
W89C940 W89C940F
|
| OCR Text |
...ti-virus, popular drivers, boot rom, viewing your pc assets...etc., and what is more, these software are able to be updated on line. this ca...phase is the clock cycle in which frame# is aeerted. ad[31:24] contains the most significant byte(ms... |
| Description |
ELANC-PCI (TWISTED-PAIR ETHER-LAN CONTROLLER WITH PCI INTERFACE)
PCI Ethernet Controller
|
| File Size |
353.25K /
61 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
TOSHIBA
|
| Part No. |
TMP19A71CYUG TMP19A71FYFG
|
| OCR Text |
................. ...... 15-1 16. rom correction................................................................................................phase pwm generation (pmd) generating 3-phase pwm with a resolution of 35.7 ns (at imclk = 28 mhz) ... |
| Description |
TX19A
|
| File Size |
3,479.57K /
402 Page |
View
it Online |
Download Datasheet |
| |
|
|
TI store
|
| Part No. |
UCD3138
|
| OCR Text |
...? 4kb of data ram ? 4kb of boot rom enables firmware boot-load in the field via i 2 c or uart ? communication peripherals ? i 2 c/pmbus ? 2 ...phase- shifted full bridge mode switching, input voltage feed forward, copper trace current sense, i... |
| Description |
<font color=red>[Old version datasheet]</font> Highly Integrated Digital Controller for Isolated Power
|
| File Size |
3,270.72K /
89 Page |
View
it Online |
Download Datasheet |
| |
|
|
LSI Corporation
|
| Part No. |
MR4010
|
| OCR Text |
...gging in devices such as a boot-rom, serial i/o devices, and an external ethernet controller. figure 1 provides a block diagram of the mr401...phase-locked loop (pll) cell shell md96.262 evaluation board
8 minirisc mr4010 superscalar micropr... |
| Description |
Superscalar Microprocessor(超级标量微处理器)
Superscalar Microprocessor(瓒?骇???寰?????)
|
| File Size |
351.78K /
104 Page |
View
it Online |
Download Datasheet |
| |
|
|
TI
|
| Part No. |
TI380C30AP
|
| OCR Text |
...ownloaded into RAM or stored in ROM in the local-memory space. By moving protocols [such as logical link control (LLC)] to the LAN-subsystem...phase-aligned using an on-chip dual-digital phase-locked loop (PLL). Both the recovered clock and da... |
| Description |
INTEGRATED TOKEN-RING COMMPROCESSOR AND PHYSICAL-LAYER INTERFACE
|
| File Size |
1,098.89K /
81 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
