| |
|
 |
QuickLogic Corporation
|
| Part No. |
QL3004
|
| OCR Text |
...Fast Development Cycles
* 100% routable with 100% utilization and
to the logic cell flip-flop clock, set and reset inputs -- each driven by an input-only pin * Six global clock/control networks available to the logic cell; F1, clock set... |
| Description |
PLD Gate pASIC 3 FPGA Combining High Performance and High Density
|
| File Size |
194.93K /
16 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
QuickLogic Corporation
|
| Part No. |
QL3006
|
| OCR Text |
... )DVW 'HYHORSPHQW &\FOHV
100% routable with 100% utilization and
to the logic cell flip-flop clock, set and reset inputs -- each driven by an input-only pin Two global clock/control networks available to the logic cell; F1, clock, set... |
| Description |
PLD Gate pASIC 3 FPGA Combining High Performance and High Density
|
| File Size |
210.82K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
QuickLogic Corporation
|
| Part No. |
QL3025
|
| OCR Text |
...Fast Development Cycles
* 100% routable with 100% utilization and
to the logic cell flip-flop clock, set and reset inputs -- each driven by an input-only pin * Two global clock/control networks available to the logic cell; F1, clock set... |
| Description |
PLD Gate pASIC 3 FPGA Combining High Performance and High Density
|
| File Size |
219.22K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
QuickLogic Corporation
|
| Part No. |
QL3060
|
| OCR Text |
...Fast Development Cycles
* 100% routable with 100% utilization and
to the logic cell flip-flop clock, set and reset inputs -- each driven by an input-only pin * Six global clock/control networks available to the logic cell F1, clock set,... |
| Description |
PLD Gate pASIC 3 FPGA Combining High Performance and High Density
|
| File Size |
248.19K /
19 Page |
View
it Online |
Download Datasheet |
| |
|
|
Atmel Corp.
|
| Part No. |
ATL35
|
| OCR Text |
...s arrays with up to 2.7 million routable gates and 976 pins. The high density and high pin-count capabilities of the ATL35 family, coupled with the ability to embed microcontroller cores, DSP engines, and memory, all on the same silicon, ma... |
| Description |
Gate Array/Embedded Array-input NAND门阵嵌入式门阵列输入与非门）)
|
| File Size |
233.02K /
19 Page |
View
it Online |
Download Datasheet |
| |
|
|
Zarlink Semiconductor
|
| Part No. |
CLA90000
|
| OCR Text |
...onal
ARCHITECTURE
I Compact routable core cell I Typical design reduced in silicon area by up to 50% over the previous gate array generation I Utilization from 45% to 80% for triple-layer metal, depending on design topology I Efficient ... |
| Description |
High Density CMOS Gate Arrays
|
| File Size |
466.92K /
28 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
