|
|
 |

Samsung Electronic SAMSUNG[Samsung semiconductor] SAMSUNG SEMICONDUCTOR CO. LTD. Samsung Semiconductor Co., Ltd.
|
Part No. |
K7R161882B K7R163682B K7R160982B
|
OCR Text |
...D-8D,5E-7E,6F,6G,6H,6J,6K,5L-7L,4m, 8M,4N,8N 10R 11R 2R 1R 3A, 9A DESCRIPTION Input Clock Input Clock for Output Data Output Echo Clock DLL Disable when low Address Inputs Data Inputs 1 NOTE
Q0-35 W R BW0, BW1,BW2, BW3 VREF ZQ VDD VDDQ V... |
Description |
512Kx36 & 1Mx18 & 2Mx9 QDRTM II b2 SRAM 512Kx36 & 1Mx18 & 2Mx9 QDRTM II b2 SRAM 512Kx36
|
File Size |
425.70K /
19 Page |
View
it Online |
Download Datasheet
|
|
|
 |

Samsung Semiconductor Co., Ltd. SAMSUNG SEMICONDUCTOR CO. LTD. SAMSUNG[Samsung semiconductor] Samsung Electronic
|
Part No. |
K7R161884B K7R161884B-FC16 K7R161884B-FC20 K7R161884B-FC25 K7R161884B-FC30 K7R163684B K7R163684B-FC16 K7R163684B-FC20 K7R163684B-FC25 K7R163684B-FC30 K7R320982M
|
OCR Text |
...D-8D,5E-7E,6F,6G,6H,6J,6K,5L-7L,4m, 8M,4N,8N 10R 11R 2R 1R 3A,6C,9A DESCRIPTION Input Clock Input Clock for Output Data Output Echo Clock DLL Disable when low Address Inputs Data Inputs 1 NOTE
Q0-35 W R BW0, BW1,BW2, BW3 VREF ZQ VDD VDDQ... |
Description |
512Kx36 & 1Mx18 QDR II b4 SRAM 512Kx36 512Kx36 & 1Mx18 QDR II b4 SRAM 1Mx36 & 2Mx18 & 4mx9 QDRTM II b2 SRAM
|
File Size |
415.94K /
18 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Macronix 旺宏
|
Part No. |
MX93021 93021
|
OCR Text |
...x 4, 2M x 8, 2M x 12, 2M x 16 - 4m x 1, 4m x 2, 4m x 3, 4m x 4, 4m x 8, 4m x 12, 4m x 16 - 8M x 1, 8M x 2, 8M x 3, 8M x 4, 8M x 8, 8M x 12, 8M x 16 - 16M x 1, 16M x 2, 16M x 3, 16M x 4, 16M x 8, 16M x 12, 16M x 16 2. 4m bits & larger densit... |
Description |
From old datasheet system
|
File Size |
135.31K /
43 Page |
View
it Online |
Download Datasheet
|
|
|
 |

Samsung Electronic SAMSUNG[Samsung semiconductor]
|
Part No. |
K7R321884m K7R321884m-FC16 K7R321884m-FC20 K7R321884m-FC25 K7R323684m-FC16 K7R323684m K7R323684m-FC25 K7R323684m-FC20 K7R640982M K7R323682
|
OCR Text |
...D-8D,5E-7E,6F,6G,6H,6J,6K,5L-7L,4m, 8M,4N,8N 10R 11R 2R 1R 3A,6C DESCRIPTION Input Clock Input Clock for Output Data Output Echo Clock DLL Disable when low Address Inputs Data Inputs 1 NOTE
Q0-35 W R B W0, BW1,BW2, B W3 V REF ZQ VDD VDDQ... |
Description |
1Mx36 & 2Mx18 & 4mx9 QDRTM II b2 SRAM 2Mx36 & 4mx18 & 8Mx9 QDRTM II b2 SRAM 1Mx36 & 2Mx18 QDRTM II b4 SRAM
|
File Size |
193.61K /
18 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|