|
|
 |
Microchip
|
Part No. |
PL130-07QC PL130-07QC-R
|
OCR Text |
...oad drive capability. any input signal with at least 100 mv swing can be used as reference signal. this chip is ideal for conversion from sine wave to lvcmos. block diagram pl130-07 input amplifier clk_in clk_out oe high speed translator bu... |
Description |
Clock and Timing - Clock and Data Distribution
|
File Size |
281.11K /
16 Page |
View
it Online |
Download Datasheet
|
|
|
 |
CYPRESS SEMICONDUCTOR CORP CYPRESS[Cypress Semiconductor]
|
Part No. |
CY7C1338-100AC CY7C1338-90AC CY7C1338 CY7C1338-117AC CY7C1338-50AC
|
OCR Text |
...on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write. Global Write Input, active LOW. Sampled on the rising e...Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE2 and... |
Description |
128K x 32 Synchronous-Flow-Through 3.3V Cache RAM
|
File Size |
274.32K /
16 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Intel
|
Part No. |
U83C196MC
|
OCR Text |
...lex the address/data bus on the signal's falling edge. when the pin is adv , it goes inactive (high) at the end of the bus cycle. ale/adv is...chip. ea e 1 causes memory accesses from location 2000h to 5fffh to be from the on-chip otprom/qrom.... |
Description |
Industrial motor control microcomputer. 16 Kbytes ROM, 16MHz
|
File Size |
322.37K /
22 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|