|
|
 |
MCNIX[Macronix International]
|
Part No. |
MX98728EC
|
OCR Text |
...r" and "packet memory" are used interchangeably in this document).
A programmable receive packet interrupt scheme using a timer (RXINTT) and a packet counter (RXINTC) allows system developers to adjust the interrupt traffic. The receive ... |
Description |
GMAC SINGLE CHIP 10/100 FAST ETHERNET CONTROLLER FOR GENERIC APPLICATION
|
File Size |
385.03K /
71 Page |
View
it Online |
Download Datasheet
|
|
|
 |
HP[Agilent(Hewlett-Packard)]
|
Part No. |
HPCLB7800 HCPL-7800B HCPL-7800 HCPL-7800A
|
OCR Text |
...n-mode rejection (IMR) are used interchangeably throughout this data sheet.
Functional Diagram
V DD1 1 I DD1 I DD2 8 V DD2
V IN+
2
I IN + +
IO
7
V OUT+
V IN-
3
-
-
6
V OUT-
GND1
4
5 GND2
C... |
Description |
High CMR Isolation Amplifiers
|
File Size |
397.02K /
17 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|