|
|
|
ICS
|
Part No. |
ICS843404
|
OCR Text |
LVPECL AND LVDS CLOCK GENERATOR
FEATURES
* Three banks of outputs: 1 bank of 2 LVDS outputs and 2 banks of 1 LVPECL output * Selectable cr...to generate 3.3V or 2.5V LVPECL levels * RMS phase jitter at 106.25MHz, using a 25.5MHz crystal (637... |
Description |
Low phase noise, Fibre Channel LVPECL/LVDS Clock Generator
|
File Size |
235.12K /
16 Page |
View
it Online |
Download Datasheet |
|
|
|
ICS
|
Part No. |
ICS9DB206
|
OCR Text |
...orts the following input types: LVPECL, LVDS, LVHSTL, SSTL, HCSL * Maximum output frequency: 140MHz * Output skew: 110ps (maximum) * Cycle-to-Cycle jitter: 110ps (maximum) * RMS phase jitter @ 100MHz, (1.5MHz - 22MHz): 2.42ps (typical) * 3.... |
Description |
High Performance 1-to-6 HCSL Jitter Attenuator for PCI Express?
|
File Size |
237.04K /
13 Page |
View
it Online |
Download Datasheet |
|
|
|
Motorola
|
Part No. |
MPC9446
|
OCR Text |
... 1:10 mixed voltage buffer with LVPECL compatible inputs. For series terminated transmission lines, each of the MPC9446 outputs can drive on...to VCC 24 VCCA QA2 GND QA1 VCCA QA0 GND MR/OE 25 26 27 28 23 22 21 20 19 18 17 16 15 14 13 QC3 GND Q... |
Description |
2.5V and 3.3V LVCMOS Clock Fanout Buffer
|
File Size |
130.40K /
12 Page |
View
it Online |
Download Datasheet |
|
|
|
ICS
|
Part No. |
ICS8344-01
|
OCR Text |
...e following input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL * Output frequency up to 250MHz * Translates any single ended input signal to LVCMOS with resistor bias on nCLK input * Synchronous clock enable * Output skew: 200ps (maximum) * Par... |
Description |
Low Skew, 1-to-24, Fanout Buffer w/ Single Output Enable
|
File Size |
101.59K /
15 Page |
View
it Online |
Download Datasheet |
|
|
|
ICST[Integrated Circuit Systems]
|
Part No. |
ICS8344I ICS8344BYI ICS8344BYI-T
|
OCR Text |
...ifferential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL * Maximum output frequency up to 100MHz * Translates any single-ended input signal to LVCMOS with resistor bias on nCLK input * Multiple output enable pins for disabling unused outp... |
Description |
LOW SKEW, 1-TO-24 DIFFERENTIAL-TO-LVCMOS FANOUT BUFFER Low Skew, 1-to-24, Fanout Buffer w/ 3 Output Enables. Industrial Temp.
|
File Size |
108.53K /
16 Page |
View
it Online |
Download Datasheet |
|
|
|
ICS
|
Part No. |
ICS8344
|
OCR Text |
...ifferential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL * Maximum output frequency: 167MHz * Translates any differential input signal (LVPECL, LVHSTL, LVDS) to LVCMOS without external bias networks * Translates any single-ended input sig... |
Description |
Low Skew, 1-to-24, Fanout Buffer w/ 3 Output Enables
|
File Size |
107.48K /
16 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|