| |
|
 |
Lattice Semiconductor Corporation
Lattice Semiconductor, Corp.
|
| Part No. |
MACH435Q-20JC MACH435Q-25JC MACH435-12JC
|
| OCR Text |
... matrix combinations macrocell routable to i/o pins m0, m1 i/o5, i/o6, i/o7, i/o0 m2, m3 i/o6, i/o7, i/o0, i/o1 m4, m5 i/o7, i/o0, i/o1, i/o2 m6, m7 i/o0, i/o1, i/o2, i/o3 m8, m9 i/o1, i/o2, i/o3, i/o4 m10, m11 i/o2, i/o3, i/o4, i/o5 m12, ... |
| Description |
High-Density EE CMOS Programmable Logic EE PLD, 12 ns, PQCC84
|
| File Size |
251.94K /
30 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
QuickLogic, Corp.
QuickLogic Corp.
|
| Part No. |
QL3040-4PB456C QL3040-3PQ208I QL3040-2PB456I QL3040-1PQ208C QL3040-1PQ208I
|
| OCR Text |
... ast development cycles 100% routable with 100% utilization and complete pin-out stability variable-grain logic cells provide high performance and 100% utilization comprehensive design tools include high quality verilog/vhdl synth... |
| Description |
40,000 usable PLD gate pASIC 3 FPGA combining high performance and high density.
40000 usable PLD gate pASIC 3 FPGA combining High performance and high density FPGA, 1008 CLBS, 40000 GATES, 225 MHz, PBGA456
40000 usable PLD gate pASIC 3 FPGA combining High performance and high density FPGA, 1008 CLBS, 40000 GATES, 225 MHz, PQFP208
|
| File Size |
212.63K /
19 Page |
View
it Online |
Download Datasheet |
| |
|
|
Lattice Semiconductor Corporation
|
| Part No. |
MACH445-20YC
|
| OCR Text |
... matrix combinations macrocell routable to i/o pins m0, m1 i/o5, i/o6, i/o7, i/o0 m2, m3 i/o6, i/o7, i/o0, i/o1 m4, m5 i/o7, i/o0, i/o1, i/o2 m6, m7 i/o0, i/o1, i/o2, i/o3 m8, m9 i/o1, i/o2, i/o3, i/o4 m10, m11 i/o2, i/o3, i/o4, i/o5 m12, ... |
| Description |
High-Density EE CMOS Programmable Logic
|
| File Size |
212.52K /
28 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
