|
|
|
INTEGRATED DEVICE TECHNOLOGY INC
|
Part No. |
MC100ES6111ACR2
|
OCR Text |
...age 2.5/3.3 v differential ecl/pecl/hstl fanout buffer the mc100es6111 is a bipolar monolithic differential clock fanout buffer. designed for most demanding clock distribution systems, the mc100es6111 supports various applications tha... |
Description |
100E SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
|
File Size |
300.50K /
12 Page |
View
it Online |
Download Datasheet |
|
|
|
Cypress Semiconductor, Corp.
|
Part No. |
CY2XP304BVIT
|
OCR Text |
pecl clock generation module cy2xp304 cypress semiconductor corporation ? 198 champion court ? san jose , ca 95134-1709 ? 408-943-2600 docum...hstl inputs?hstl-to-l vpecl level translation ? 125- to 500-mhz output range for high-speed applica... |
Description |
High-Frequency Programmable pecl Clock Generation Module 1500 MHz, OTHER CLOCK GENERATOR, PBGA36
|
File Size |
209.38K /
11 Page |
View
it Online |
Download Datasheet |
|
|
|
Freescale (Motorola)
|
Part No. |
MC100ES6014
|
OCR Text |
....5v / 3.3v 1:5 differential ecl/pecl/hstl/lvds clock driver the mc100es6014 is a low skew 1-to-5 differential driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. the ecl/pecl input sign... |
Description |
2.5/3.3V 1:5 Differential ECL/pecl/hstl/LVDS Fanout Buffer
|
File Size |
280.77K /
8 Page |
View
it Online |
Download Datasheet |
|
|
|
Cypress Semiconductor, Corp.
|
Part No. |
CY2DP3110AI
|
OCR Text |
...ust 18, 2005 features ? ten ecl/pecl differential outputs ? one ecl/pecl differential or single-ended inputs (clka) ? one hstl differential or single-ended inputs (clkb) ? hot-swappable/-insertable ? 29 ps typical outp ut-to-output skew ?... |
Description |
1 of 2:10 Differential Clock/Data Fanout Buffer 2DP SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
|
File Size |
305.22K /
10 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|