![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
Standard EEPROM ICs SLx 24C04 4 Kbit (512 x 8 bit) Serial CMOS-EEPROM with I2C Synchronous 2-Wire Bus Data Sheet 1998-07-27 SLx 24C04 Revision History: Previous Version: Page Page (in previous (in current Version) Version) 3 4, 5 5 5 11, 12 15 19 20 20 20 I2C Bus Current Version: 1998-07-27 06.97 Subjects (major changes since last revision) 3 4, 4 - 5 11, 12 15 19 20 20 20 Text was changed to "Typical programming time 5 ms for up to 16 bytes". CS0, CS1 and CS2 were replaced by n.c. The paragraph "Chip Select (CS0, CS1, CS2)" was removed completely. WP = VCC protects the upper half entire memory. The erase/write cycle is finished latest after 10 8 ms. Figure 11: second command byte is a CSR and not CSW. "Capacitive load ..." were added. Some timings were changed. The line "erase/write cycle" was removed. Chapter 7.4 "Erase and Write Characteristics" has been added. Purchase of Siemens I2C components conveys the license under the Philips I2C patent to use the components in the I2C system provided the system conforms to the I2C specifications defined by Philips. Edition 1998-07-27 Published by Siemens AG, Bereich Halbleiter, MarketingKommunikation, Balanstrae 73, 81541 Munchen (c) Siemens AG 1998. All Rights Reserved. Attention please! As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies. The information describes the type of component and shall not be considered as assured characteristics. Terms of delivery and rights to change design reserved. For questions on technology, delivery and prices please contact the Semiconductor Group Offices in Germany or the Siemens Companies and Representatives worldwide (see address list). Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Siemens Office, Semiconductor Group. Siemens AG is an approved CECC manufacturer. Packing Please use the recycling operators known to you. We can also help you - get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport. For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred. Components used in life-support devices or systems must be expressly authorized for such purpose! Critical components1 of the Semiconductor Group of Siemens AG, may only be used in life-support devices or systems2 with the express written approval of the Semiconductor Group of Siemens AG. 1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system. 2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered. 4 Kbit (512 x 8 bit) Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus SLx 24C04 Features * Data EEPROM internally organized as 512 bytes and 32 pages x 16 bytes * Low power CMOS * VCC = 2.7 to 5.5 V operation * Two wire serial interface bus, I2C-Bus compatible * Filtered inputs for noise suppression with Schmitt trigger * Clock frequency up to 400 kHz * High programming flexibility - Internal programming voltage - Self timed programming cycle including erase - Byte-write and page-write programming, between 1 and 16 bytes - Typical programming time 5 ms for up to 16 bytes * High reliability - Endurance 106 cycles1) - Data retention 40 years1) - ESD protection 4000 V on all pins * 8 pin DIP/DSO packages * Available for extended temperature ranges - Industrial: - 40 C to + 85 C - Automotive: - 40 C to + 125 C P-DIP-8-4 P-DSO-8-3 1) Values are temperature dependent, for further information please refer to your Siemens Sales office. Semiconductor Group 3 1998-07-27 SLx 24C04 Ordering Information Type SLA 24C04-D SLA 24C04-S SLA 24C04-D-3 SLA 24C04-S-3 SLE 24C04-D SLE 24C04-S Ordering Code Q67100-H3549 Q67100-H3529 Q67100-H3434 Q67100-H3528 Q67100-H3223 Q67100-H3224 Package P-DIP-8-4 P-DSO-8-3 P-DIP-8-4 P-DSO-8-3 P-DIP-8-4 P-DSO-8-3 Temperature - 40 C ... + 85 C - 40 C ... + 85 C - 40 C ... + 85 C - 40 C ... + 85 C Voltage 4.5 V...5.5 V 4.5 V...5.5 V 2.7 V...5.5 V 2.7 V...5.5 V - 40C ... + 125 C 4.5 V...5.5 V - 40C ... + 125 C 4.5 V...5.5 V Other types are available on request - Temperature range (- 55 C ... + 150 C) - Package (die, wafer delivery) 1 Pin Configuration P-DIP-8-4 N.C. N.C. N.C. 1 2 3 4 8 7 6 5 IEP02515 P-DSO-8-3 V CC WP SCL SDA N.C. N.C. N.C. VSS 1 2 3 4 8 7 6 5 IEP02514 VCC WP SCL SDA VSS Figure 1 Pin Configuration (top view) Pin Definitions and Functions Table 1 Pin No. 1, 2, 3 4 5 6 7 8 Symbol N. C. Function Not connected Ground Serial bidirectional data bus Serial clock input Write protection input Supply voltage VSS SDA SCL WP VCC 4 Semiconductor Group 1998-07-27 SLx 24C04 Pin Description Serial Clock (SCL) The SCL input is used to clock data into the device on the rising edge and to clock data out of the device on the falling edge. Serial Data (SDA) SDA is a bidirectional pin used to transfer addresses, data or control information into the device or to transfer data out of the device. The output is open drain, performing a wired AND function with any number of other open drain or open collector devices. The SDA bus requires a pull-up resistor to VCC. Write Protection (WP) WP switched to VSS allows normal read/write operations. WP switched to VCC protects the entire EEPROM against changes (hardware write protection). Semiconductor Group 5 1998-07-27 SLx 24C04 2 Description The SLx 24C04 device is a serial electrically erasable and programmable read only memory (EEPROM), organized as 512 x 8 bit. The data memory is divided into 32 pages. The 16 bytes of a page can be programmed simultaneously. The device conforms to the specification of the 2-wire serial I2C-Bus. Low voltage design permits operation down to 2.7 V with low active and standby currents. The device operates at 5.0 V 10% with a maximum clock frequency of 400 kHz and at 2.7 ... 4.5 V with a maximum clock frequency of 100 kHz. The device is available as 5 V type (VCC = 4.5 ... 5.5 V) with two temperature ranges for industrial and automotive applications and as 3 V type (VCC = 2.7 ... 5.5 V) for industrial applications. The EEPROMs are mounted in eight-pin DIP and DSO packages or are also supplied as chips. V SS V CC WP Chip Address Control Logic Start/ Stop Logic SCL SDA Serial Control Logic Programming Control H.V. Pump Address Logic X DEC EEPROM Page Logic Y DEC Dout/ACK IEB02530 Figure 2 Block Diagram Semiconductor Group 6 1998-07-27 SLx 24C04 3 I2C-Bus Characteristics The SLx 24C04 devices support a master/slave bidirectional bus oriented protocol in which the EEPROM always takes the role of a slave. V CC Slave 1 SCL Master SDA Slave 2 Slave 3 Slave 4 Slave 5 Slave 6 Slave 7 Slave 8 V CC IES02183 Figure 3 Bus Configuration Master Slave Device that initiates the transfer of data and provides the clock for both transmit and receive operations. Device addressed by the master, capable of receiving and transmitting data. Transmitter The device with the SDA as output is defined as the transmitter. Due to the open drain characteristic of the SDA output the device applying a low level wins. Receiver The device with the SDA as input is defined as the receiver. Semiconductor Group 7 1998-07-27 SLx 24C04 The conventions for the serial clock line and the bidirectional data line are shown in figure 4. SCL 1 2 8 9 1 9 SDA START Condition Data allowed to Change ACK Acknowledge ACK STOP Condition IED02128 Figure 4 I2C-Bus Timing Conventions for START Condition, STOP Condition, Data Validation and Transfer of Acknowledge ACK Standby Mode in which the bus is not busy (no serial transmission, no programming): both clock (SCL) and data line (SDA) are in high state. The device enters the standby mode after a STOP condition or after a programming cycle. High to low transition of SDA when SCL is high, preceding all commands. Low to high transition of SDA when SCL is high, terminating all communications. A STOP condition initiates an EEPROM programming cycle. A STOP condition after reading a data byte from the EEPROM initiates the Standby mode. A successful reception of eight data bits is indicated by the receiver by pulling down the SDA line during the following clock cycle of SCL (ACK). The transmitter on the other hand has to release the SDA line after the transmission of eight data bits. The EEPROM as the receiving device responds with an acknowledge, when addressed. The master, on the other side, acknowledges each data byte transmitted by the EEPROM and can at any time end a read operation by releasing the SDA line (no ACK) followed by a STOP condition. Data must change only during low SCL state, data remains valid on the SDA bus during high SCL state. Nine clock pulses are required to transfer one data byte, the most significant bit (MSB) is transmitted first. 8 1998-07-27 START Condition STOP Condition Acknowledge Data Transfer Semiconductor Group SLx 24C04 4 Device Addressing and EEPROM Addressing After a START condition, the master always transmits a Command Byte CSW or CSR. After the acknowledge of the EEPROM a Control Byte follows, its content and the transmitter depend on the previous Command Byte. The description of the Command and Control Bytes is shown in table 2. Command Byte Selects operation: the least significant bit b0 is low for a write operation (Chip Select Write Command Byte CSW) or set high for a read operation (Chip Select Read Command Byte CSR). Contains address information: in the CSW Command Byte, the bit position b1 is decoded for the uppermost EEPROM address bit A8 (in the CSR Command Byte, the bit positions b3 to b1 are left undefined, in the CSW Command Byte, the bit positions b3 and b2 as well). Control Byte Following CSW (b0 = 0): contains the eight lower bits of the EEPROM address (EEA) bit A7 to A0. Following CSR (b0 = 1): contains the data read out, transmitted by the EEPROM. The EEPROM data are read as long as the master pulls down SDA after each byte in order to acknowledge the transfer. The read operation is stopped by the master by releasing SDA (no acknowledge is applied) followed by a STOP condition. Table 2 Command and Control Byte for I2C-Bus Addressing of Chip and EEPROM Definition b7 CSW CSR EEA 1 1 b6 b5 0 0 1 1 b4 b3 0 0 x x b2 b1 x x x b0 Chip Select for Write Chip Select for Read 1 A8 0 Function A7 A6 A5 A4 A3 A2 A1 A0 EEPROM address The device has an internal address counter which points to the current EEPROM address. The address counter is incremented - after a data byte to be written has been acknowledged, during entry of further data byte - during a byte read, thus the address counter points to the following address after reading a data byte. Semiconductor Group 9 1998-07-27 SLx 24C04 The timing conventions for read and write operations are described in figures 5 and 6. Command Byte (CSW) SCL 1 2 3 4 5 6 7 8 9 10 Data Transfer to EEPROM 11 12 13 14 15 16 17 18 SDA 1 0 1 0 X X A8 0 A7 A6 A5 A4 A3 A2 A1 A0 ACK START from Master Acknowledge from EEPROM Acknowledge from EEPROM IED02256 Figure 5 Timing of the Command Byte CSW Command Byte (CSR) SCL 1 2 3 4 5 6 7 8 9 Data Transfer from EEPROM 10 11 12 13 14 15 16 17 18 SDA 1 0 1 0 X X X 1 ACK ACK START from Master Acknowledge from EEPROM Acknowledge from Master IED02185 Figure 6 Timing of the Command Byte CSR Semiconductor Group 10 1998-07-27 SLx 24C04 5 Write Operations Changing of the EEPROM data is initiated by the master with the command byte CSW. Depending on the state of the Write Protection pin WP either one byte (Byte Write) or up to 16 bytes (Page Write) are modified in one programming procedure. 5.1 Byte Write After a START condition the master transmits the Chip Select Write byte CSW. The EEPROM acknowledges the CSW byte during the ninth clock cycle. The following byte with the EEPROM address (A0 to A7) is loaded into the address counter of the EEPROM and acknowledged by the EEPROM. Finally the master transmits the data byte which is also acknowledged by the EEPROM into the internal buffer. Then the master applies a STOP condition which starts the internal programming procedure. The data bytes are written in the memory location addressed in the EEA byte (A0 to A7) and the CSW byte (A8). The programming procedure consists of an internally timed erase/write cycle. In the first step, the selected byte is erased to "1". With the next internal step, the addressed byte is written according to the contents of the buffer. S T A Command Byte EEPROM Address R CSW EEA T S 0 A C K A C K A C K IED02129 Address Setting Transmission of Data Programming Cycle Bus Activity Master SDA Line Bus Activity EEPROM Data Byte S T O P P Figure 7 Byte Write Sequence The erase/write cycle is finished latest after 8 ms. Acknowledge polling may be used for speed enhancement in order to indicate the end of the erase/write cycle (refer to chapter 5.3 Acknowledge Polling). Semiconductor Group 11 1998-07-27 SLx 24C04 5.2 Page Write The page write procedure is the same as the byte write procedure up to the first data byte. In a page write instruction however, entry of the EEPROM address byte EEA is followed by a sequence of one to maximum sixteen data bytes with the new data to be programmed. These bytes are transferred to the internal page buffer of the EEPROM. The first entered data byte will be stored according to the EEPROM address n given by EEA (A0 to A7) and CSW (A8). The internal address counter is incremented automatically after the entered data byte has been acknowledged. The next data byte is then stored at the next higher EEPROM address. EEPROM addresses within the same page have common page address bits A4 through A8. Only the respective four least significant address bits A0 through A3 are incremented, as all data bytes to be programmed simultaneously have to be within the same page. The master stops data entry by applying a STOP condition, which also starts the internally timed erase/write cycle. In the first step, all selected bytes are erased to "1". With the next internal step, the addressed bytes are written according to the contents of the page buffer. Address Setting Transmission of Data Programming Cycle Those bytes of the page that have not been addressed are not included in the programming. S T A Command Byte EEPROM Address R EEA n CSW T S 0 A C K A C K A C K A C K A C K IED02140 Bus Activity Master SDA Line Bus Activity EEPROM Data Byte n Data Byte n+1 Data Byte n+15 S T O P P Figure 8 Page Write Sequence The erase/write cycle is finished latest after 8 ms. Acknowledge polling may be used for speed enhancement in order to indicate the end of the erase/write cycle (refer to chapter 5.3 Acknowledge Polling). Semiconductor Group 12 1998-07-27 SLx 24C04 5.3 Acknowledge Polling During the erase/write cycle the EEPROM will not respond to a new command byte until the internal write procedure is completed. At the end of active programming the chip returns to the standby mode and the last entered EEPROM byte remains addressed by the address counter. To determine the end of the internal erase/write cycle acknowledge polling can be initiated by the master by sending a START condition followed by a command byte CSR or CSW (read with b0 = 1 or write with b0 = 0). If the internal erase/ write cycle is not completed, the device will not acknowledge the transmission. If the internal erase/write cycle is completed, the device acknowledges the received command byte and the protocol activities can continue. Internal Programming Procedure Send Start Send CS-Byte Acknowledge from EEPROM received? Yes Next Operation No IED02131 Figure 9 Flow Chart "Acknowledge Polling" Semiconductor Group 13 1998-07-27 SLx 24C04 STOP from Master initiates erase/write cycle START from Master CSR SDA P S 1 S CSR 1 S S CSR 1 P Acknowledge of EEPROM indicates complete erase/ write cycle STOP from Master initiates erase/write cycle START from Master CSW SDA P S 0 S e.g. STOP condition CSW 0 S S CSW 0 P Acknowledge of EEPROM indicates complete erase/ write cycle IED02166 Figure 10 Principle of Acknowledge Polling Semiconductor Group 14 1998-07-27 SLx 24C04 6 Read Operations Reading of the EEPROM data is initiated by the Master with the command byte CSR. 6.1 Random Read Random read operations allow the master to access any memory location. Address Setting The master generates a START condition followed by the command byte CSW. The receipt of the CSW-byte is acknowledged by the EEPROM with a low on the SDA line. Now the master transmits the EEPROM address (EEA) to the EEPROM and the internal address counter is loaded with the desired address. After the acknowledge for the EEPROM address is received, the master generates a START condition, which terminates the initiated write operation. Then the master transmits the command byte CSR for read, which is acknowledged by the EEPROM. During the next eight clock pulses the EEPROM transmits the data byte and increments the internal address counter. During the following clock cycle the masters releases the bus and then transmits the STOP condition. Transmission of CSR Transmission of EEPROM Data STOP Condition from Master Bus Activity Master SDA Line Bus Activity EEPROM S T A Command Byte EEPROM Address R EEA n CSW T S 0 A C K A C K S T A Command Byte R CSR T S 1 A C K Data Byte S T O P P IED02133 Figure 11 Random Read Semiconductor Group 15 1998-07-27 SLx 24C04 6.2 Current Address Read The EEPROM content is read without setting an EEPROM address, in this case the current content of the address counter will be used (e.g. to continue a previous read operation after the Master has served an interrupt). Transmission of CSR For a current address read the master generates a START condition, which is followed by the command byte CSR (chip select read). The receipt of the CSR-byte is acknowledged by the EEPROM with a low on the SDA line. During the next eight clock pulses the EEPROM transmits the data byte and increments the internal address counter. During the following clock cycle the masters releases the bus and then transmits the STOP condition. Transmission of EEPROM Data STOP Condition from Master Bus Activity Master SDA Line Bus Activity EEPROM S T A Command Byte R CSR T S 1 A C K Data Byte S T O P P IED02132 Figure 12 Current Address Read Semiconductor Group 16 1998-07-27 SLx 24C04 6.3 Sequential Read A sequential read is initiated in the same way as a current read or a random read except that the master acknowledges the data byte transmitted by the EEPROM. The EEPROM then continues the data transmission. The internal address counter is incremented by one during each data byte transmission. A sequential read allows the entire memory to be read during one read operation. After the highest addressable memory location is reached, the internal address pointer "rolls over" to the address 0 and the sequential read continues. The transmission is terminated by the master by releasing the SDA line (no acknowledge) and generating a STOP condition (see figure 13). Bus Activity Master SDA Line Bus Activity EEPROM S T A Command Byte R CSW T S 1 A C K Data Byte n A C K A C K S T O P P Data Byte n+1 Data Byte n+x IED02134 Figure 13 Sequential Read Semiconductor Group 17 1998-07-27 SLx 24C04 7 Electrical Characteristics The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics apply at TA = 25 C and the given supply voltage. 7.1 Absolute Maximum Ratings Stresses above those listed here may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this data sheet is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability. Parameter Operating temperature Storage temperature Supply voltage All inputs and outputs with respect to ground ESD protection (human body model) 7.2 DC Characteristics Symbol min. Supply voltage Limit Values typ. max. 5.5 5.5 1 3 50 0.1 0.1 - 0.3 10 10 V V mA A A A 5 V type 3 V type 4.5 2.7 Units Test Condition range 1 (industrial) range 2 (automotive) Limit Values - 40 to + 85 - 40 to + 125 - 65 to + 150 - 0.3 to + 7.0 - 0.3 to VCC + 0.5 4000 Units C C C V V V Parameter VCC VCC ICC ISB ILI ILO VIL Supply current1) (write) Standby current2) Input leakage current Output leakage current Input low voltage VCC = 5 V; fc = 100 kHz Inputs at VCC or VSS VIN = VCC or VSS VOUT = VCC or VSS 0.3 x VCC V Semiconductor Group 18 1998-07-27 SLx 24C04 7.2 DC Characteristics (cont'd) Symbol min. Limit Values typ. max. 0.7 x VCC Units Test Condition Parameter Input high voltage Output low voltage Input/output capacitance (SDA) Input capacitance (other pins) VIH VOL CI/O VCC + 0.5 V 0.4 83) V pF IOL = 3 mA; VCC = 5 V IOL = 2.1 mA; VCC = 3 V VIN = 0 V; VCC = 5 V CIN 63) pF VIN = 0 V; VCC = 5 V Capacitive load Cb for each bus line 1) 2) 3) 400 pF The values for ICC are maximum peak values Valid over the whole temperature range This parameter is characterized only Semiconductor Group 19 1998-07-27 SLx 24C04 7.3 AC Characteristics Symbol Limit Values Limit Values Units Parameter VCC = 2.7-5.5 V min. max. 100 4.7 4.0 1000 300 4.7 4.0 200 0 0.1 100 4.0 4.7 50 100 4.5 VCC = 4.5-5.5 V min. 1.2 0.6 1) 1) max. 400 kHz s s 300 300 ns ns s s ns s 0.9 s ns s s 100 ns fSCL tlow Clock pulse width low thigh Clock pulse width high tR SDA and SCL rise time tF SDA and SCL fall time tSU.STA Start set-up time tHD.STA Start hold time tSU.DAT Data in set-up time tHD.DAT Data in hold time tAA SCL low to SDA data out valid tDH Data out hold time tSU.STO Stop set-up time Time the bus must be free before tBUF SCL clock frequency a new transmission can start SDA and SCL spike suppression tl time at constant inputs 1) 0.6 0.6 100 0 0.1 50 0.6 1.2 50 The minimum rise and fall times can be calculated as follows: 20 + (0.1/pF) x Cb [ns] Example: Cb = 100 pF tR = 20 + 0.1 x 100 [ns] = 30 ns 7.4 Erase and Write Characteristics Symbol Limit Values VCC = 2.7-5.5 V typ. max. 8 4 4 5 2.5 2.5 Limit Values Units VCC = 4.5-5.5 V typ. 5 2.5 2.5 max. 8 4 4 ms ms ms Parameter Erase + write cycle (per page) Erase page protection bit Write page protection bit tWR Semiconductor Group 20 1998-07-27 SLx 24C04 tR tF t LOW t HIGH SCL t SU.STA t HD.STA t SU.DAT t HD.DAT t SU.STO t BUF SDA In Start Condition t AA t DH Stop Condition SDA Out IED02127 Figure 14 Bus Timing Data Semiconductor Group 21 1998-07-27 SLx 24C04 8 Package Outlines P-DIP-8-4 (Plastic Dual In-line Package) P-DSO-8-3 (Plastic Dual Small Outline Package) Sorts of Packing Package outlines for tubes, trays etc. are contained in our Data Book "Package Information". SMD = Surface Mounted Device Semiconductor Group 22 Dimensions in mm 1998-07-27 GPS09032 GPD05583 |
Price & Availability of SLA24C04
![]() |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |