![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
Semiconductor T NT DUC PRO LACEME 747 ETE REP -7 OL -442 OBS ENDED -800 com 1 M ons arris. COM icati O RE ral Appl tapp@h N n Cent : ce Call or email CA3028A January 1999 File Number 382.5 Differential/Cascode Amplifier for Commercial and Industrial Equipment from DC to 120MHz [ /Title (CA30 28A) Part Number Information /SubPART NUMBER TEMP. ject (BRAND) RANGE (oC) PACKAGE (DifCA3028A -55 to 125 8 Pin Metal Can ferenCA3028AE -55 to 125 8 Ld PDIP tial/Ca CA3028AM96 -55 to 125 8 Ld SOIC Tape scode (3028A) and Reel Amplifier for Pinouts ComCA3028A (PDIP, SOIC) merTOP VIEW cial and 1 8 Indus2 7 trial 3 6 Equipment 4 5 from DC to 120M CA3028A (METAL CAN) Hz) TOP VIEW /Autho r () 8 /Key1 7 words 2 6 (Harris 5 3 Semi4 Features * Controlled for Input Offset Voltage, Input Offset Current and Input Bias Current * Balanced Differential Amplifier Configuration with Controlled Constant Current Source * Single-Ended and Dual-Ended Operation The CA3028A is a differential/cascode amplifier designed for use in communications and industrial equipment operating at frequencies from DC to 120MHz. Applications PKG. NO. T8.C E8.3 M8.15 * RF and IF Amplifiers (Differential or Cascode) * DC, Audio and Sense Amplifiers * Converter in the Commercial FM Band * Oscillator * Mixer * Limiter * Related Literature - Application Note AN5337 "Application of the CA3028 Integrated Circuit Amplifier in the HF and VHF Ranges." This note covers characteristics of different operating modes, noise performance, mixer, limiter, and amplifier design considerations Schematic Diagram (Terminal Numbers Apply to All Packages) 8 6 1 R1 7 5k 2 Q1 Q2 5 Q3 R2 2.8k 4 R3 500 3 SUBSTRATE AND CASE 1 CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. Copyright (c) Harris Corporation 1999 CA3028A Operating Conditions Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . -55oC to 125oC Thermal Information Thermal Resistance (Typical, Note 1) JA (oC/W) JC (oC/W) Metal Can Package . . . . . . . . . . . . . . . 225 140 PDIP Package . . . . . . . . . . . . . . . . . . . 155 N/A SOIC Package . . . . . . . . . . . . . . . . . . . 185 N/A Maximum Junction Temperature (Metal Can Package). . . . . . . .175oC Maximum Junction Temperature (Plastic Package) . . . . . . . .150oC Maximum Storage Temperature Range . . . . . . . . . . -65oC to 150oC Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . 300oC (SOIC - Lead Tips Only) CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. NOTE: 1. JA is measured with the component mounted on an evaluation PC board in free air. Absolute Maximum Voltage Ratings TA = 25oC The following chart gives the range of voltages which can be applied to the terminals listed horizontally with respect to the terminals listed vertically. For example, the voltage range of the horizontal Terminal 4 with respect to Terminal 2 is -1V to +5V. TERM NO. 1 2 3 (Note 2) 4 5 6 7 8 NOTES: 2. Terminal No. 3 is connected to the substrate and case. 3. Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe, if the specified voltage limits between all other terminals are not exceeded. 1 2 0 to -15 3 0 to -15 +5 to -11 4 0 to -15 +5 to -1 +10 to 0 5 +5 to -5 +15 to 0 +15 to 0 +15 to 0 6 Note 3 Note 3 +24 to 0 Note 3 +20 to 0 7 Note 3 +15 to 0 +15 to 0 Note 3 Note 3 Note 3 8 +20 to 0 Note 3 +24 to 0 Note 3 Note 3 Note 3 Note 3 Absolute Maximum Current Ratings TERM NO. 1 2 3 4 5 6 7 8 IIN mA 0.6 4 0.1 20 0.6 20 4 20 IOUT mA 0.1 0.1 23 0.1 0.1 0.1 0.1 0.1 Electrical Specifications PARAMETER DC CHARACTERISTICS Input Bias Current (Figures 1, 10) TA = 25oC SYMBOL TEST CONDITIONS MIN TYP MAX UNIT II VCC = 6V, VEE = -6V VCC = 12V, VEE = -12V 0.8 2.0 0.5 1.0 24 120 16.6 36 1.25 3.3 1.28 1.65 0.85 1.65 36 175 70 106 2.0 5.0 1.0 2.1 54 260 A A mA mA mA mA mA mA mW mW Quiescent Operating Current (Figures 1,11, 12) I6, I8 VCC = 6V, VEE = -6V VCC = 12V, VEE = -12V AGC Bias Current (Into Constant Current Source Terminal 7) (Figures 2, 13) Input Current (Terminal 7) I7 VCC = 12V, VAGC = 9V VCC = 12V, VAGC = 12V I7 VCC = 6V, VEE = -6V VCC = 12V, VEE = -12V Power Dissipation (Figures 1, 14) PT VCC = 6V, VEE = -6V VCC = 12V, VEE = -12V 2 CA3028A Electrical Specifications PARAMETER DYNAMIC CHARACTERISTICS Power Gain (Figures 3, 4, 5, 15, 17, 19) GP f = 100MHz VCC = 9V f = 10.7MHz VCC = 9V Noise Figure (Figures 3, 4, 5, 16, 18, 19) NF f = 100MHz, VCC = 9V Cascode Diff. Amp. Cascode Diff. Amp. Cascode Diff. Amp. Input Admittance (Figures 20, 21) Y11 f = 10.7MHz, VCC = 9V Cascode 16 14 35 28 20 17 39 32 7.2 6.7 0.6 + j1.6 0.5 + j0.5 0.0003 - j0 0.01 j0.0002 99 - j18 -37 + j0.5 0+ j0.08 0.04 + j0.23 5.7 9.0 9.0 dB dB dB dB dB dB mS TA = 25oC (Continued) SYMBOL TEST CONDITIONS MIN TYP MAX UNIT Diff. Amp. - - mS Reverse Transfer Admittance (Figures 22, 23) Y12 f = 10.7MHz, VCC = 9V Cascode - - mS Diff. Amp. - - mS Forward Transfer Admittance (Figures 24, 25) Y21 f = 10.7MHz, VCC = 9V Cascode Diff. Amp. - - mS mS Output Admittance (Figures 26, 27) Y22 f = 10.7MHz, VCC = 9V Cascode - - mS Diff. Amp. - - mS W dB Output Power (Untuned) (Figures 6, 28) PO AGC f = 10.7MHz, VCC = 9V f = 10.7MHz, VCC = 9V f = 10.7MHz, VCC = 9V, RL = 1k f = 10.7MHz, eIN = 400mV, Diff. Amp. Diff. Amp., 50 Input-Output Diff. Amp. - - AGC Range (Maximum Power Gain to Full Cutoff) (Figures 7, 29) Voltage Gain (Figures 8, 9, 30, 31) Peak-to-Peak Output Current - 62 - A Cascode Diff. Amp. VCC = 9V VCC = 12V 2.0 3.5 40 30 4.0 6.0 7.0 10 dB dB mA mA IP-P 3 CA3028A Test Circuits VCC + I6 + 3F I8 6 8 - 5 1 6 1 ICUT 8 3 7 I3 3F 5k VEE VCC I7 3 2k 1k VCC I1 + 5 ICUT + + I5 7+ I7 NOTE: Power Dissipation = I 3 V EE + ( I 6 + I 8 )V CC . FIGURE 1. INPUT OFFSET CURRENT, INPUT BIAS CURRENT, POWER DISSIPATION, AND QUIESCENT OPERATING CURRENT TEST CIRCUIT VCC 7 470pF 2 C1 L1 4 50 SIGNAL SOURCE (NOTE 4) OR NOISE DIODE (NOTE 5) 3 0.001F 0.001F 2k ICUT 1 5 6 8 C2 50 RF VOLTMETER (NOTE 4) OR NOISE AMP (NOTE 5) 1k 0.001 F FIGURE 2. AGC BIAS CURRENT TEST CIRCUIT (DIFFERENTIAL AMPLIFIER CONFIGURATION) VCC 8 C1 1 L1 3 ICUT 5 7 6 C2 50 RF VOLTMETER (NOTE 6) OR NOISE AMP (NOTE 7) 1k L2 L2 50 SIGNAL SOURCE (NOTE 6) OR NOISE DIODE (NOTE 7) 0.001F 2k f (MHz) 10.7 100 NOTES: C1 (pF) C2 (pF) L1 (H) 3-5 L2 (H) 3-5 f (MHz) 10.7 100 NOTES: C1 (pF) C2 (pF) L1 (H) 3-6 0.2 - 0.5 L2 (H) 3-6 0.2 - 0.5 20 - 60 20 - 60 3 - 30 30 - 60 20 - 50 2 - 15 2 - 15 3 - 30 0.1 - 0.25 0.15 - 0.3 4. For Power Gain Test. 5. For Noise Figure Test. FIGURE 3. POWER GAIN AND NOISE FIGURE TEST CIRCUIT (CASCODE CONFIGURATION) 6. For Power Gain Test. 7. For Noise Figure Test. FIGURE 4. POWER GAIN AND NOISE FIGURE TEST CIRCUIT (DIFFERENTIAL AMPLIFIER CONFIGURATION AND TERMINAL 7 CONNECTED TO VCC) 4 CA3028A Test Circuits (Continued) 5k VCC 7 C1 1 L1 3 ICUT 5 8 6 C2 1k L2 50 SIGNAL SOURCE (NOTE 8) OR NOISE DIODE (NOTE 9) 50 RF VOLTMETER (NOTE 8) OR NOISE AMP (NOTE 9) VCC 0.001F 2k 1k VCC f (MHz) 10.7 100 NOTES: C1 (pF) C2 (pF) L1 (H) 3-6 0.2 - 0.5 L2 (H) 3-6 0.2 - 0.5 5 0.01 F 2k 50 1 3 INPUT 0.01F ICUT 7 8 6 0.01 F 30 - 60 20 - 50 2 - 15 2 - 15 50 OUTPUT 0.01F 8. For Power Gain Test. 9. For Noise Figure Test. FIGURE 5. POWER GAIN AND NOISE FIGURE TEST CIRCUIT (DIFFERENTIAL AMPLIFIER CONFIGURATION) FIGURE 6. OUTPUT POWER TEST CIRCUIT 5k VCC 7 C1 1 50 SIGNAL SOURCE L1 3 ICUT 5 8 6 50 RF VOLTMETER 8 7 OUTPUT 1 0.001F 2k INPUT 2 50 0.01F 3 4 0.01F 0.01F 2k ICUT 5 1k 0.01F 6 1k LOAD 1k L2 C2 VCC 10 f (MHz) 10.7 100 C1 (pF) C2 (pF) L1 (H) 3-6 0.2 - 0.5 L2 (H) 3-6 0.2 - 0.5 30 - 60 20 - 50 2 - 15 2 - 15 FIGURE 7. AGC RANGE TEST CIRCUIT (DIFFERENTIAL AMPLIFIER) FIGURE 8. TRANSFER CHARACTERISTIC (VOLTAGE GAIN) TEST CIRCUIT (10.7MHz) CASCODE CONFIGURATION 5 CA3028A Test Circuits (Continued) VCC 10 1k LOAD 8 7 INPUT 50 ICUT 3 5 1k 0.01F 2k 0.001F 0.01F 1 6 OUTPUT 10H FIGURE 9. TRANSFER CHARACTERISTIC (VOLTAGE GAIN) TEST CIRCUIT (10.7MHz) DIFFERENTIAL AMPLIFIER CONFIGURATION Typical Performance Curves QUIESCENT OPERATING CURRENT (mA) POSITIVE DC SUPPLY VOLTS (VCC) NEGATIVE DC SUPPLY VOLTS (VEE) DIFFERENTIAL AMPLIFIER CONFIGURATION 75.0 INPUT BIAS CURRENT (A) 62.5 50.0 37.5 25.0 12.5 VCC = +12V VEE = -12V 3.5 VEE = -12V VCC = +6V VEE = -6V 2.5 VEE = -9V 0 -75 -50 -25 0 25 50 75 TEMPERATURE (oC) 100 125 1.5 -75 -50 -25 0 25 50 75 TEMPERATURE (oC) 100 125 FIGURE 10. INPUT BIAS CURRENT vs TEMPERATURE FIGURE 11. QUIESCENT OPERATING CURRENT vs TEMPERATURE 6 CA3028A Typical Performance Curves 3.5 VCC = 6V OPERATING CURRENT, I6 OR I8 (mA) 3.0 2.5 2 2.0 1.5 1.0 0.5 0 AGC BIAS CURRENT (mA) DIFFERENTIAL AMPLIFIER CONFIGURATION TA = 25oC (Continued) 1 0 -5 -10 -15 DC EMITTER SUPPLY (V) -20 0 0 2 4 10 6 8 AGC BIAS, TERMINAL NO. 7 (V) 12 FIGURE 12. OPERATING CURRENT vs VEE VOLTAGE FIGURE 13. AGC BIAS CURRENT vs BIAS VOLTAGE (TERMINAL 7) TOTAL POWER DISSIPATION, 12V (mW) TOTAL POWER DISSIPATION, 6V (mW) 180 VCC = +12V VEE = -12V 40 45 40 35 POWER GAIN (dB) 30 25 20 15 10 5 0 10 CASCODE CONFIGURATION TA = 25oC VCC = +12V 170 VCC = +6V VEE = -6V 35 VCC = +9V 160 30 150 -50 -25 0 25 50 75 100 TEMPERATURE (oC) 25 125 20 30 40 50 FREQUENCY (MHz) 60 70 80 90 100 FIGURE 14. POWER DISSIPATION vs TEMPERATURE FIGURE 15. POWER GAIN vs FREQUENCY (CASCODE CONFIGURATION) DIFFERENTIAL AMPLIFIER CONFIGURATION DIFFERENTIAL AMPLIFIER CONFIGURATION TA = 25oC CASCODE CONFIGURATION TA = 25oC, f = 100MHz 40 35 POWER GAIN (dB) 30 25 20 15 10 5 VCC = +12V 9 NOISE FIGURE (dB) 8 7 6 5 9 12 10 11 DC COLLECTOR SUPPLY VOLTAGE (V) VCC = +9V 0 10 20 30 40 50 60 70 80 90 100 FREQUENCY (MHz) FIGURE 16. 100MHz NOISE FIGURE vs COLLECTOR SUPPLY VOLTAGE (CASCODE CONFIGURATION) FIGURE 17. POWER GAIN vs FREQUENCY (DIFFERENTIAL AMPLIFIER CONFIGURATION) 7 CA3028A Typical Performance Curves (Continued) NOISE FIGURE (dB) OR POWER GAIN (dB) DIFFERENTIAL AMPLIFIER CONFIGURATION TA = 25oC, f = 100MHz DIFFERENTIAL AMPLIFIER CONFIGURATION TA = 25oC, VCC = +9V, f = 100MHz 20 POWER GAIN 15 9 NOISE FIGURE (dB) 8 7 6 5 9 12 10 11 DC COLLECTOR SUPPLY VOLTAGE (V) 10 NOISE FIGURE 5 0 9 8 7 6 5 4 POSITIVE DC BIAS VOLTAGE (V) 3 2 FIGURE 18. 100MHz NOISE FIGURE vs COLLECTOR SUPPLY VOLTAGE (DIFFERENTIAL AMPLIFIER CONFIGURATION) CASCODE CONFIGURATION, TA = 25oC IC(STAGE) = 4.5mA, VCC = +9V 7 INPUT CONDUCTANCE (g11) OR SUSCEPTANCE (b11) (mS) 6 5 4 3 2 1 0 1 10 FREQUENCY (MHz) 100 g11 b11 FIGURE 19. 100MHz NOISE FIGURE AND POWER GAIN vs BASE-TO-EMITTER BIAS VOLTAGE (TERMINAL 7) DIFFERENTIAL AMPLIFIER CONFIGURATION TA = 25oC, VCC = +9V 3 INPUT CONDUCTANCE (g11) OR SUSCEPTANCE (b11) (mS) IC OF EACH TRANSISTOR = 2.2mA 2 b11 1 g11 0 1 10 FREQUENCY (MHz) 100 FIGURE 20. INPUT ADMITTANCE (Y11) vs FREQUENCY (CASCODE CONFIGURATION) REVERSE TRANSFER CONDUCTANCE (g12) OR SUSCEPTANCE (b12) (S) CASCODE CONFIGURATION, TA = 25oC IC(STAGE) = 4.5mA, VCC = +9V 20 15 10 5 0 -5 -10 -15 -20 1 10 FREQUENCY (MHz) 100 b12 g12 FIGURE 21. INPUT ADMITTANCE (Y11) vs FREQUENCY (DIFFERENTIAL AMPLIFIER CONFIGURATION) REVERSE TRANSFER CONDUCTANCE (g12) OR SUSCEPTANCE (b12) (mS) DIFFERENTIAL AMPLIFIER CONFIGURATION TA = 25oC, VCC = +9V IC OF EACH TRANSISTOR = 2.2mA g12 0.1 0 -0.1 -0.2 -0.3 10 b12 0.3 0.2 20 30 40 50 60 80 100 200 300 FREQUENCY (MHz) FIGURE 22. REVERSE TRANSADMITTANCE (Y12) vs FREQUENCY (CASCODE CONFIGURATION) FIGURE 23. REVERSE TRANSADMITTANCE (Y12) vs FREQUENCY (DIFFERENTIAL AMPLIFIER CONFIGURATION) 8 CA3028A Typical Performance Curves FORWARD TRANSFER CONDUCTANCE (g21) OR SUSCEPTANCE (b21) (mS) (Continued) FORWARD TRANSFER CONDUCTANCE (g21) OR SUSCEPTANCE (b21) (mS) DIFFERENTIAL AMPLIFIER CONFIGURATION TA = 25oC, VCC = +9V IC OF EACH TRANSISTOR = 2.2mA CASCODE CONFIGURATION, TA = 25oC IC(STAGE) = 4.5mA, VCC = +9V 100 80 60 40 20 0 -20 -40 -60 -80 1 2 3 4 5 6 7 8 910 FREQUENCY (MHz) 100 b21 g21 30 20 10 0 -10 -20 -30 -40 1 b21 g21 10 FREQUENCY (MHz) 100 FIGURE 24. FORWARD TRANSADMITTANCE (Y21) vs FREQUENCY (CASCODE CONFIGURATION) FIGURE 25. FORWARD TRANSADMITTANCE (Y21) vs FREQUENCY (DIFFERENTIAL AMPLIFIER CONFIGURATION) OUTPUT CONDUCTANCE (g22) (mS) OUTPUT CONDUCTANCE (g22) (mS) 3 b22 2 1 0 -0.02 -0.04 -0.06 -0.08 1 10 FREQUENCY (MHz) 100 g22 0 OUTPUT SUSCEPTANCE (b22) (mS) CASCODE CONFIGURATION, TA = 25oC IC(STAGE) = 4.5mA, VCC = +9V DIFFERENTIAL AMPLIFIER CONFIGURATION, TA = 25oC IC OF EACH TRANSISTOR = 2.2mA, VCC = +9V 0.6 0.5 0.4 0.3 0.2 0.1 0 1 10 FREQUENCY (MHz) g22 b22 1.5 1.0 0.5 0 100 FIGURE 26. OUTPUT ADMITTANCE (Y22) vs FREQUENCY (CASCODE CONFIGURATION) DIFFERENTIAL AMPLIFIER CONFIGURATION TA = 25oC, CONSTANT POWER INPUT = 2W FIGURE 27. OUTPUT ADMITTANCE (Y22) vs FREQUENCY (DIFFERENTIAL AMPLIFIER CONFIGURATION) DIFFERENTIAL AMPLIFIER CONFIGURATION TA = 25oC, VCC = +9V 10 OUTPUT POWER (W) 40 VCC = +12V POWER GAIN (dB) 20 100MHz 0 f = 10.7MHz VCC = +9V -20 -40 1 10 FREQUENCY (MHz) 100 9 8 7 6 5 4 3 2 1 0 DC BIAS VOLTAGE ON TERMINAL NO. 7 (V) FIGURE 28. OUTPUT POWER vs FREQUENCY - 50 INPUT AND 50 OUTPUT (DIFFERENTIAL AMPLIFIER CONFIGURATION) FIGURE 29. AGC CHARACTERISTICS 9 OUTPUT SUSCEPTANCE (b22) (mS) 2 CA3028A Typical Performance Curves CASCODE CONFIGURATION TA = 25oC, f = 10.7MHz OUTPUT VOLTAGE (V) 5 (Continued) 3.0 DIFFERENTIAL AMPLIFIER CONFIGURATION TA = 25oC, f = 10.7MHz 2.5 2.0 VCC = +12V OUTPUT VOLTAGE (V) 4 3 VCC = +12V VCC = +9V 1.5 VCC = +9V 1.0 2 1 0 0 0.05 0.1 INPUT VOLTAGE (V) 0.15 0.5 0 0.05 0.1 INPUT VOLTAGE (V) 0.15 FIGURE 30. TRANSFER CHARACTERISTICS (CASCODE CONFIGURATION) FIGURE 31. TRANSFER CHARACTERISTICS (DIFFERENTIAL AMPLIFIER CONFIGURATION) Glossary of Terms AGC Bias Current - The current drawn by the device from the AGC voltage source, at maximum AGC voltage. AGC Range - The total change in voltage gain (from maximum gain to complete cutoff) which may be achieved by application of the specified range of dc voltage to the AGC input terminal of the device. Common Mode Rejection Ratio - The ratio of the full differential voltage gain to the common mode voltage gain. Power Dissipation - The total power drain of the device with no signal applied and no external load current. Input Bias Current - The average value (one half the sum) of the currents at the two input terminals when the quiescent operating voltages at the two output terminals are equal. Input Offset Current - The difference in the currents at the two input terminals when the quiescent operating voltages at the two output terminals are equal. Input Offset Voltage - The difference in the DC voltages which must be applied to the input terminals to obtain equal quiescent operating voltages (zero output offset voltage) at the output terminals. Noise Figure - The ratio of the total noise power of the device and a resistive signal source to the noise power of the signal source alone, the signal source representing a generator of zero impedance in series with the source resistance. Power Gain - The ratio of the signal power developed at the output of the device to the signal power applied to the input, expressed in dB. Quiescent Operating Current - The average (DC) value of the current in either output terminal. Voltage Gain - The ratio of the change in output voltage at either output terminal with respect to ground, to a change in input voltage at either input terminal with respect to ground, with the other input terminal at AC ground. 10 |
Price & Availability of CA3028A
![]() |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |