![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
ICS552-01 Oscillator, Multiplier, and Buffer with 8 Outputs Description The ICS552-01 produces 8 low-skew copies of the multiple input clock or fundamental, parallel-mode crystal. Unlike other clock drivers, these parts do not require a separate oscillator for the input. Using ICS' patented Phase-Locked Loop (PLL) to multiply the input frequency, it is ideal for generating and distributing multiple high-frequency clocks. This is a single chip used for 3 different applications: 1) ICS552-01 (A mode) -- an Oscillator mutilpier 2) ICS552-01 (B mode) -- a Dual 1:4 buffer 3) ICS552-01 (C mode) -- a 1:8 Oscillator buffer ICS552-01 (for B mode) * Up to 200 MHz clock input/output at 3.3 V * Low skew of 250 ps maximum for any bank of four * Inputs can be connected together for a 1 to 8 buffer with 250 ps skew between any outputs * * * * Non-inverting buffer mode Ideal for clock networks Output Enable mode tri-states outputs Full CMOS output swing with 25 mA output drive capability at TTL levels * Advanced, low power, sub-micron CMOSprocess ICS552-01 (for C mode) Features (all) * * * * Packaged as 20-pin SSOP (QSOP) Pb-free packaging available Operating voltages of 3.0 V to 5.5 V Industrial temperature available * Use with 25 MHz crystal for networking * Use with 27 MHz crystal for MPEG ICS552-01 (for A and C modes) Features (specific) ICS552-01 (for A mode) * Input frequency of 10.0 to 27.0 MHz * Provides 8 low-skew outputs (<250 ps) * Output clock duty cycle of 40/60 at 3.3 V * Contains on-chip multiplier with selections of x1, x1.33, x2, x2.66, x3, x3.33, x4, x4.66, x5, and x6 * Power-down and Tri-state modes Block Diagram (ICS552-01--A mode) VDD S3:S0 4 CLK1 CLK2 CLK3 PLL Multiplier CLK4 CLK5 CLK6 Crystal Buffer/ Crystal Oscillator GND CLK7 CLK8 10.0 to 27.0 MHz crystal or clock input X1 X2 External capacitors are required with a crystal input. MDS 552-01 C Integrated Circuit Systems, Inc. 1 525 Race Street, San Jose, CA 95126 Revision 100104 tel (408) 297-1201 www.icst.com ICS552-01 Oscillator, Multiplier, and Buffer with 8 Outputs Pin Assignment (ICS552-01--A mode) DC X2 X1/ICLK VDD S2 GND CLK1 CLK2 CLK3 CLK4 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 S0 DC CLK8 CLK7 VDD S3 GND CLK6 CLK5 S1 Multiplier Select Table S3 0 0 0 0 0 0 0 0 1 1 1 1 S2 0 0 0 0 1 1 1 1 0 0 0 1 S1 0 0 1 1 0 0 1 1 0 0 1 0 S0 0 1 0 1 0 1 0 1 0 1 0 1 Multiplier Power Down x1 x1.333 x2 x2.666 x3 x3.333 x4 x5 x4.66 x6 Tri-state all 20-pin (150 mil) SSOP (QSOP) Pin Descriptions (ICS552-01--A mode) Pin Number 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Pin Name DC X2 X1/ICLK VDD S2 GND CLK1 CLK2 CLK3 CLK4 S1 CLK5 CLK6 GND S3 VDD CLK7 CLK8 DC S0 Pin Type -- XO XI Power Input Power Output Output Output Output Input Output Output Power Input Power Output Output -- Input Do not connect. Pin Description Crystal connection. Connect to a 10 - 27 MHz fundamental mode crystal. Crystal connection. Connect to a 10 - 27 MHz fundamental mode crystal or clock. Connect to +3.3 V or 5 V. Decouple with pin 6. Must be same as other VDDs. Multiplier Select pin 2 per table above. Connect to ground. Output clock 1. Output clock 2. Output clock 3. Output clock 4. Multiplier Select pin 1 per table above Output clock 5. Output clock 6. Connect to ground. Multiplier Select pin 3 per table above Connect to +3.3 V or 5 V. Decouple with pin 14. Must be same as other VDDs. Output clock 7. Output clock 8. Do not connect. Multiplier Select pin 0 per table above MDS 552-01 C Integrated Circuit Systems, Inc. 2 525 Race Street, San Jose, CA 95126 Revision 100104 tel (408) 297-1201 www.icst.com ICS552-01 Oscillator, Multiplier, and Buffer with 8 Outputs Block Diagram (ICS552-01--B mode) INA QA1 QA2 QA3 S1 S0 Control Logic QA4 QB1 QB2 QB3 INB QB4 Pin Assignment (ICS552-01--B mode) INA DC DC VDD VDD GND QA1 QA2 QA3 QA4 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 S0 INB QB4 QB3 VDD VDD GND QB2 QB1 S1 20-pin (150 mil) SSOP (QSOP) Clock Output Select Table (ICS552-01--B mode) S1 S0 0 0 1 1 0 1 0 1 Mode QA1:4 and QB1:4 running Test mode OE. All outputs in high impedance QA1:4 only. QB1:4 stopped low MDS 552-01 C Integrated Circuit Systems, Inc. 3 525 Race Street, San Jose, CA 95126 Revision 100104 tel (408) 297-1201 www.icst.com ICS552-01 Oscillator, Multiplier, and Buffer with 8 Outputs Pin Descriptions (ICS552-01--B mode) Pin Number 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Pin Name INA DC DC VDD VDD GND QA1 QA2 QA3 QA4 S1 QB1 QB2 GND VDD VDD QB3 QB4 INB S0 Pin Type CI -- -- Power Power Power Output Output Output Output I Output Output Power Power Power Output Output CI I Do not connect. Do not connect. Pin Description Input to buffer A. Outputs QA1:4 will be the same frequency. Internal pull-up resistor. Connect to +3.3 V or 5.0 V. Must be same as other VDDs. Connect to +3.3 V or 5.0 V. Must be same as other VDDs. Connect to ground. Output 1 from buffer A. Output 2 from buffer A. Output 3 from buffer A. Output 4 from buffer A. Mode Select pin 1. Selects mode for outputs. Must be at GND for all clocks on. Internal pull-up resistor. Output 1 from buffer B. Output 2 from buffer B. Connect to ground. Connect to +3.3 V or 5.0 V. Must be same as other VDDs. Connect to +3.3 V or 5.0 V. Must be same as other VDDs. Output 3 from buffer B. Output 4 from buffer B. Input to buffer B. Outputs QA1:4 will be the same frequency. Internal pull-up resistor. Mode Select pin 0. Selects mode for outputs. Must be at GND for all clocks on. Internal pull-up resistor. KEY: CI = clock input with pull-up resistor; I = input with internal pull-up resistor. MDS 552-01 C Integrated Circuit Systems, Inc. 4 525 Race Street, San Jose, CA 95126 Revision 100104 tel (408) 297-1201 www.icst.com ICS552-01 Oscillator, Multiplier, and Buffer with 8 Outputs Block Diagram (ICS552-01--C mode) VDD 5 CLK1 CLK2 CLK3 CLK4 10.0 to 27.0 MHz crystal input X1 Crystal Oscillator X2 External capacitors are required with a crystal input. GND 3 CLK5 CLK6 CLK7 CLK8 Pin Assignment (ICS552-01--C mode) DC X2 X1 VDD GND GND CLK1 CLK2 CLK3 CLK4 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 VDD DC CLK8 CLK7 VDD VDD GND CLK6 CLK5 VDD 20-pin (150 mil) SSOP (QSOP) MDS 552-01 C Integrated Circuit Systems, Inc. 5 525 Race Street, San Jose, CA 95126 Revision 100104 tel (408) 297-1201 www.icst.com ICS552-01 Oscillator, Multiplier, and Buffer with 8 Outputs Pin Descriptions (ICS552-01--C mode) Pin Number 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Pin Name DC X2 X1 VDD GND GND CLK1 CLK2 CLK3 CLK4 VDD CLK5 CLK6 GND VDD VDD CLK7 CLK8 DC VDD Pin Type -- XO XI Power Power Power Output Output Output Output Power Output Output Power Power Power Output Output -- Power Do not connect. Pin Description Crystal connection. Connect to a 10 - 27 MHz fundamental mode crystal. Crystal connection. Connect to a 10 - 27 MHz fundamental mode crystal. Connect to +3.3 V or 5 V. Decouple with pin 6. Must be same as other VDDs. Connect to ground. Connect to ground. Output clock 1. Output clock 2. Output clock 3. Output clock 4. Connect to +3.3 V or 5 V. Must be same as other VDDs. Output clock 5. Output clock 6. Connect to ground. Connect to +3.3 V or 5 V. Must be same as other VDDs. Connect to +3.3 V or 5 V. Decouple with pin 14. Must be same as other VDDs. Output clock 7. Output clock 8. Do not connect. Connect to +3.3 V or 5 V. Must be same as other VDDs. MDS 552-01 C Integrated Circuit Systems, Inc. 6 525 Race Street, San Jose, CA 95126 Revision 100104 tel (408) 297-1201 www.icst.com ICS552-01 Oscillator, Multiplier, and Buffer with 8 Outputs External Components Series Termination Resistor Clock output traces over one inch should use series termination. To series terminate a 50 trace (a commonly used trace impedance), place a 33 resistor in series with the clock line, as close to the clock output pin as possible. The nominal impedance of the clock output is 20. PCB Layout Recommendations For optimum device performance and lowest output phase noise, the following guidelines should be observed. 1) Each 0.01F decoupling capacitor should be mounted on the component side of the board as close to the VDD pin as possible. No vias should be used between decoupling capacitor and VDD pin. The PCB trace to VDD pin should be kept as short as possible, as should the PCB trace to the ground via. 2) The external crystal should be mounted just next to the device with short traces. The X1 and X2 traces should not be routed next to each other with minimum spaces, instead they should be separated and away from other traces. 3) To minimize EMI, the 33 series termination resistor (if needed) should be placed close to the clock output. 4) An optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers. Decoupling Capacitors As with any high-performance mixed-signal IC, the ICS552-01 must be isolated from system power supply noise to perform optimally. Decoupling capacitors of 0.01F must be connected between each VDD and GND on pins 4 and 6, and 16 and 14. Other VDDs and GNDs can be connected to these pins or directly to their respective ground planes. Crystal Load Capacitors The device crystal connections should include pads for small capacitors from X1 to ground and from X2 to ground. These capacitors are used to adjust the stray capacitance of the board to match the nominally required crystal load capacitance. Because load capacitance can only be increased in this trimming process, it is important to keep stray capacitance to a minimum by using very short PCB traces (and no vias) been the crystal and device. Crystal capacitors must be connected from each of the pins X1 and X2 to ground. The value (in pF) of these crystal caps should equal (CL -12 pF)*2. In this equation, CL= crystal load capacitance in pF. Example: For a crystal with a 18 pF load capacitance, two 12 pF capacitors should be used. For a clock input, connect it X1/ICLK and leave X2 unconnected (floating). MDS 552-01 C Integrated Circuit Systems, Inc. 7 525 Race Street, San Jose, CA 95126 Revision 100104 tel (408) 297-1201 www.icst.com ICS552-01 Oscillator, Multiplier, and Buffer with 8 Outputs Absolute Maximum Ratings Stresses above the ratings listed below can cause permanent damage to the ICS552-01. These ratings, which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range. Parameter Supply Voltage, VDD Inputs Clock Outputs Storage Temperature Soldering Temperature Junction Temperature Condition Referenced to GND Referenced to GND Referenced to GND Max 10 seconds Min. -0.5 -0.5 -65 Typ. Max. 7 VDD+0.5 VDD+0.5 150 260 125 Units V V V C C C Recommended Operation Conditions Parameter Ambient Operating Temperature (commercial) Ambient Operating Temperature (industrial) Min. 0 -40 Typ. Max. +70 +85 Units C C DC Electrical Characteristics Unless stated otherwise, VDD = 3.3 V or 5 V, Ambient Temperature -40 to +85C Parameter Operating Voltage Input High Voltage Input Low Voltage Input High Voltage Input Low Voltage Output High Voltage Output Low Voltage Output High Voltage Short Circuit Current Symbol VDD VIH VIL VIH VIL VOH VOL VOH IOS ICLK ICLK Conditions Min. 3.0 VDD/2+1 2 Typ. VDD/2 VDD/2 Max. 5.5 VDD/2-1 0.8 Units V V V V V V S3:S0 S3:S0 VDD = 3.3 V, IOH = -8 mA VDD = 3.3 V, IOL = 8 mA VDD = 3.3 V or 5 V, IOH = -8 mA VDD = 3.3 V, each output 2.4 0.4 VDD-0.4 50 V V mA MDS 552-01 C Integrated Circuit Systems, Inc. 8 525 Race Street, San Jose, CA 95126 Revision 100104 tel (408) 297-1201 www.icst.com ICS552-01 Oscillator, Multiplier, and Buffer with 8 Outputs Parameter Operating Supply Current Operating Supply Current Power-down Supply Current Symbol IDD IDD IDD Conditions at 3.3 V, no load, 25 MHz in, x4 at 5 V, no load, 25 MHz in, x4 S3:S0 = 0 (GND) Min. Typ. 35 59 55 Max. Units mA mA A AC Electrical Characteristics Unless stated otherwise, VDD = 3.3 V or 5 V, Ambient Temperature -40 to +85 C Parameter Input Frequency Output Rise Time Output Fall Time Duty Cycle Output-to-Output Skew Symbol FIN tOR tOF Conditions Fundamental crystal Input clock 0.8 to 2.0 V 2.0 to 0.8 V at VDD/2 Rising edges at VDD/2 Min. 10 10 Typ. Max. Units 27 27 1.5 1.5 MHz MHz ns ns % ps 40 50 60 250 Thermal Characteristics Parameter Thermal Resistance Junction to Ambient Symbol JA JA JA JC Conditions Still air 1 m/s air flow 3 m/s air flow Min. Typ. 135 93 78 60 Max. Units C/W C/W C/W C/W Thermal Resistance Junction to Case MDS 552-01 C Integrated Circuit Systems, Inc. 9 525 Race Street, San Jose, CA 95126 Revision 100104 tel (408) 297-1201 www.icst.com ICS552-01 Oscillator, Multiplier, and Buffer with 8 Outputs Package Outline and Package Dimensions (20-pin SSOP, 150 Mil. Wide Body) Package dimensions are kept current with JEDEC Publication No. 95 Millimeters 20 Inches Min Max Symbol Min Max E1 INDEX AREA E 12 D A A1 A2 b c D E E1 e L aaa 1.35 1.75 0.10 0.25 -1.50 0.20 0.30 0.18 0.25 8.55 8.75 5.80 6.20 3.80 4.00 .635 Basic 0.40 1.27 0 8 -0.10 0.053 0.069 0.004 0.010 -0.059 0.008 0.012 0.007 0.010 0.337 0.344 0.228 0.244 0.150 0.157 .025 Basic 0.016 0.050 0 8 -0.004 A2 A1 A c -Ce b SEATING PLANE L aaa C Ordering Information Part / Order Number ICS552R-01 ICS552R-01T ICS552R-01LN ICS552R-01LNT ICS552R-01I ICS552R-01IT Marking ICS552R-01 ICS552R-01 552R-01LN 552R-01LN ICS552R-01I ICS552R-01I Shipping Packaging Tubes Tape and Reel Tubes Tape and Reel Tubes Tape and Reel Package 20-pin SSOP 20-pin SSOP 20-pin SSOP 20-pin SSOP 20-pin SSOP 20-pin SSOP Temperature 0 to +70C 0 to +70C 0 to +70C 0 to +70C -40 to +85C -40 to +85C "LN" denotes Pb (lead) free package. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems (ICS) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments. MDS 552-01 C Integrated Circuit Systems, Inc. 10 525 Race Street, San Jose, CA 95126 Revision 100104 tel (408) 297-1201 www.icst.com |
Price & Availability of ICS55201-0
![]() |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |