 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| PM4390 ARROW M8xFE Advance 8 Channel 10/100 Ethernet over SONET/SDH Mapping Device FEATURES * Maps up to eight channels of full duplex 10/100M Ethernet into 155/622 Mbit/s SONET/SDH. * Maps one channelized Gigabit Ethernet into 155/622 Mbit/s SONET/SDH. * Supports packet multiplexing capabilities enabling integrated GE grooming and 10/100 port aggregation. * Supports per port policing and rate limiting in increments of 64Kbit/s. * Supports insertion and extraction of 802.3ah Ethernet OAM packets. * Flexible Ethernet header filtering for VLAN & Martini MPLS support. Enabling MPLS Label Edge Router (LER) function. * Supports multiple encapsulation protocols for worldwide interoperability including GFP-F, LAPS & flexible HDLC. * Performs virtual and contiguous concatenation according to ITU-T G.707 and ANSI T1.105. * Supports selection of STS-1/VC-3 virtual concatenation, VT1.5/VC-12 virtual concatenation or STS-3c /VC-4 on a per port basis. * Generates and terminates High-Order and Low-Order SONET/SDH POH. * Supports bandwidth provisioning in * Supports programmable depth full arbitrary steps of 1.6 Mbit/s (VT1.5) or 2.2 packet store-and-forward buffers for Mbit/s (VC-12). burst tolerance and rate adaptation. * Supports fully integrated hitless Link * Supports up to 512 Kbytes ingress Capacity Adjustment Scheme (LCAS). buffering and 23 Kbytes of egress buffering per port. * Supports up to 64 ms of differential delay. ETHERNET SUBSYSTEM * Provides integrated IEEE 802.3 compliant media access controllers (MAC) with per port Ethernet statistics. * Provides IEEE 802.3 compliant Ethernet management interface (MDIO). * Supports interfacing to full duplex 10/100M connections via SMII or SSSMII or single GE via GMII. * Supports loss-less IEEE 802.3 local flowcontrol. * Supports frame delineation and generation with configurable IPG, preamble and CRC. * Supports flexible Ethernet header multiplexing to enable grooming and aggregation (VLAN / MPLS / MAC) for tagged Ethernet frames. * Supports insertion and extraction of 802.3ah Ethernet OAM packets. * Supports frame sizes of 64 bytes to 9632 bytes with programmable frame truncation from1518 bytes to 9632 bytes. ENCAPSULATION * Supports the following encapsulation protocols on a per port basis: * ITU-T G.7041 Generic Framing Procedure (GFP-F). * ITU-T X.86 Link Access Procedure for SDH (LAPS). * Flexible HDLC. * Supports insertion and extraction of GFP Client Management Frames (CMF). * Supports insertion and extraction of LCP, NCP and BCP control frames. SONET/SDH SUBSYSTEM * Supports upto 8 virtual concatenation groups (VCGs). * Supports aggregation of all 8x10/100M ports in either of the 8 VCGs or all 8 ports into one VCG. * Supports mapping of GE port into one VCG. BLOCK DIAGRAM Differential Delay Buffer (DRAM) Low-Order POH Extract High-Order POH Extract Clocks 8 x SMII or SS-SMII OR 1 x GMII Egress Packet Buffer JTAG Test Access Port Clock Generation SONET/SDH Subsystem 1x622.08 or 1x2488.32 Mbits/s Serial SONET/SDH or 8x77.76MHz Parallel TelecomBus Rx LVDS Working Ethernet SubSystem Packet Multiplexing Engine Policing/ Shaping Encapsulation Engine Virtual Concatenation and LCAS Engine Low-Order Path Processor and Mapper/ Demapper High-Order Path Processor and Mapper/ Demapper SONET/SDH Time Slot Interchange (TSI) Tx LVDS Protect Parallel TBus Working Parallel TBus Ethernet Management Interface (MDIO) 32-bit Microprocessor Interface Protect 802.3ah Packet Insert / Extract Ingress Packet Buffer (DRAM) Low-Order POH Insert High-Order POH Insert Working / Protect Select Note: Ingress Packet Buffer and Differential Delay Buffer share the same physical memory interface. PMC-2040574 Issue 2 PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS' INTERNAL USE (c) Copyright PMC-Sierra, Inc. 2004 All rights reserved. PM4390 ARROW M8xFE 8 Channel 10/100 Ethernet over SONET/SDH Mapping Device * Supports grooming of GE port up to 8 VCGs. * Supports High-Order (STS-1-Xv/VC-3-Xv & STS-3c-Xv/VC-4-Xv) and Low-Order (VT1.5-Xv/VC-12-Xv) virtual concatenation * Supports STS-1/STM-0, STS-3c/STM-1, STS-12c/STM-4 contiguous concatenation * Supports High-Order POH processing and pointer interpretation for STS-1, STS-3c, STS-12c, AU-3 and AU-4, AU-44c. * Supports Low-Order POH processing and pointer interpretation for VT1.5, TU12 and TU-3. * Provides on-chip data and clock recovery and clock synthesis for SONET/SDH interfaces. * Supports High-Order and Low Order POH insertion and extraction. * Supports the following mapping formats: * C-12/ VC-12/ TU-12/ TUG-2/ TUG-3/ VC-4/ AU-4/ STM-1. * C-12/ VC-12/ TU-12/ TUG-2/ VC3/AU-3/ STM-1. * C-3/ VC-3/ TU-3/ TUG-3/ VC-4/ AU-4/ STM-1. C-3/ VC-3/ AU-3/ STM-1. C-4/ VC-4/ AU-4/ STM-1. * VT1.5 SPE/ VT1.5/ STS-1 SPE/ STS1. * STS-1 SPE/ STS-1. * STS-3c SPE/ STS-3c / STS-12c * Supports LCAS according to ITU-T G.7042. * Provides per-serial link PRBS generation and detection. * Integrated SONET/SDH Timeslot Interchange (TSI) * STS-1/AU-3 granular during SONET/SDH (AU-3) operation. * AU-4 granular during SDH (AU-4) operation. * * Multi-drop 8 x 77.76 MHz parallel TelecomBus Interface * 622.08 Mbit/s or 2488.32 Mbit/s SONET/SDH Serial Interface * Provides a general purpose 32-bit P for configuration, management and statistics gathering. * Provides an IEEE 1149.1 compliant JTAG test port for boundary scan. * PACKAGING * Low power 1.2 V core with 2.5/ 3.3 V CMOS/ TTL I/O, 2.5 V SSTL_2 digital I/O. * 31 x 31 mm 896 ball FCBGA package. * Industrial temperature range (-40 C to +85 C). GENERAL * Provides SMII/SS-SMII and GMII interfaces for connection to external Ethernet PHYs. * Provides an MII Ethernet Management Interface (MDIO) for control and configuration of external Ethernet PHYs. * Provides working and protect LVDS compatible WAN interfaces: APPLICATIONS * Access and Metro Ethernet Add-Drop Multiplexers (ADM). * Multi-service Provisioning Platforms (MSPP). * Terminal Multiplexers. * Next-Generation Ethernet Switches. TYPICAL APPLICATIONS MULTI SERVICE ADD-DROP MULTIPLEXER (USING VT/TU CROSS CONNECT) 84/63 x T1 /J1/E1 PM4329 HDLIU PM5366 TEMAP 84 PM5309 TBS 2488 P 3 x DS-3 3X DS# LIU PM5366 TEMAP 84 PM5309 TBS 2488 PM5370 PM5370 WSE 40 WSE 40 Working and Protect cross connect W PM5364 TUPP 2488 PM5332 SPECTRA 1 x 2488 STS-48/ STM-16 8 x 10/100 ENET Octal Octal 10/100 ENET PHY 10/100 ENET PHY PM4390 ARROW M8xFE 4 x STS-12/STM-4 PM5364 TUPP 2488 PM5332 SPECTRA 1 x 2488 2 x GigE GigE Optics PM5397 ARROW 2 x GE ETHERNET TERMINAL MUX 8 x 10/100 ENET 3 xOctal Octal 10 / /100 10 100 ENET PHY ENET PHY PM4390 ARROW M8xFE PM5319 ARROW 622 1 x STS-12/STM-4 or 1 x STS-3/STM-1 Head Office: PMC-Sierra, Inc. 8555 Baxter Place Burnaby, B.C. V5A 4V7 Canada Tel: 1.604.415.6000 Fax: 1.604.415.6200 To order documentation, send email to: document@pmc-sierra.com or contact the head office, Attn: Document Coordinator All product documentation is available on our web site at: http://www.pmc-sierra.com For corporate information, send email to: info@pmc-sierra.com PMC-2040574 (A2) (c) Copyright PMC-Sierra, Inc. 2004. All rights reserved. For a complete list of PMC-Sierra's trademarks and registered trademarks, visit: http://www.pmc-sierra.com/legal/ PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS' INTERNAL USE |
Price & Availability of PM4390ARROWM8XFE
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |