 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| SPICE Device Model SI7401DN Vishay Siliconix P-Channel 20-V (D-S) MOSFET CHARACTERISTICS * P-Channel Vertical DMOS * Macro Model (Subcircuit Model) * Level 3 MOS * Apply for both Linear and Switching Application * Accurate over the -55 to 125C Temperature Range * Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics DESCRIPTION The attached spice model describes the typical electrical characteristics of the p-channel vertical DMOS. The subcircuit mode is extracted and optimized over the -55 to 125C temperature ranges under the pulsed 0-to-5V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage. A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched Cgd model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device. SUBCIRCUIT MODEL SCHEMATIC This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits. Document Number: 71638 31-May-01 www.vishay.com 1 SPICE Device Model SI7401DN Vishay Siliconix SPECIFICATIONS (TJ = 25C UNLESS OTHERWISE NOTED) Parameter Static Gate Threshold Voltage On-State Drain Current a Symbol Test Condition Simulated Data Measured Data Unit VGS(th) I D(on) VDS = VGS, I D = - 2mA VDS = - 5V, VGS = - 4.5 V VGS = - 4.5V, I D = - 11A 0.73 171 0.015 0.021 0.027 33 - 0.83 0.017 0.022 0.027 31 - 0.8 V A Drain-Source On-State Resistance a rDS(on) VGS = - 2.5V, I D = - 9.8 A VGS = - 1.8V, I D = - 2A Forward Transconductance Diode Forward Voltage a a gfs VSD VDS = - 15V, ID = - 11A I S = - 3.2A, VGS = 0V S V Dynamic b Total Gate Charge Gate-Source Charge Gate-Drain Charge Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Source-Drain Reverse Recovery Time Qg Qgs Qgd t d(on) tr t d(off) tf t rr I F = - 3.2A, di/dt = 100 A/s VDD = - 10V, RL = 10 I D - 1A, VGEN = - 4.5V, R G = 6 VDS = - 10V, VGS = - 4.5V, ID = - 11A 33 5.9 5.2 34 42 52 78 30 29 5.9 5.2 23 45 130 95 30 ns nC Notes a. Pulse test; pulse width 300 s, duty cycle 2%. b. Guaranteed by design, not subject to production testing. www.vishay.com 2 Document Number: 71638 31-May-01 SPICE Device Model SI7401DN Vishay Siliconix COMPARISON OF MODEL WITH MEASURED DATA (TJ =25C UNLESS OTHERWISE NOTED) Document Number: 71638 31-May-01 www.vishay.com 3 |
Price & Availability of SI7401DN
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |