View ZL50074GAG2_659741.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ZL50074 32 K x 32 K Channel TDM Switch with 128 Input and 128 Output Streams
Data Sheet Features
* 32,768 channel x 32,768 channel non-blocking digital Time Division Multiplex (TDM) switch at 65.536 Mbps, 32.768 Mbps or 16.384 Mbps 16,384 channel x 16,384 channel non-blocking digital TDM switch at 8.192 Mbps Up to 128 serial TDM input streams, divided into 32 groups with 4 input streams per group Up to 128 serial TDM output streams, divided into 32 groups with 4 output streams per group Per-group input bit delay for flexible sampling point selection Per-group output fractional bit advancement Four sets of output timing signals for interfacing additional devices Per-channel constant or variable throughput delay for frame integrity and low latency applications Per-channel high impedance output control Per-channel force-high output control Per-channel message mode Ordering Information
ZL50074GAC 484 Ball LBGA Trays ZL50074GAG2 484 Ball PBGA** Trays **Pb Free Tin/Silver/Copper
January 2006
* * * * * * *
-40C to +85C * Control interface compatible with Intel and Motorola Selectable 32 bit and 16 bit nonmultiplexed buses Connection Memory block programming Supports ST-BUS and GCI-Bus standards for input and output timing IEEE 1149.1 (JTAG) test port 3.3 V I/O with 5 V tolerant inputs; 1.8 V core
* * * *
Applications
* * * * Large Switching Platforms Central Office Switches Wireless Base Stations and Controllers Multi-service Access Platforms
* * *
VDD_CORE
VDD_IO
VSS
ODE
PWR
Input Group 0
STiA0 STiB0 STiC0 STiD0
Output Group 0
Data Memory S/P Converter Connection Memory
P/S Converter
Input Group 31
: :
SToA0 SToB0 SToC0 SToD0
STiA31 STiB31 STiC31 STiD31 Input Timing
SToA31 SToB31 SToC31 SToD31 Output Timing
: :
Output Group 31
FPi2-0 CKi2-0 CK_SEL1-0 FPo3-0 CKo3-0
Timing
Microprocessor Interface and Control Registers
Test Access Port
A18-0 DTA WAIT BERR D31-0
TMS TDi TDo TCK
Figure 1 - ZL50074 Functional Block Diagram 1
Zarlink Semiconductor Inc. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright 2004-2006, Zarlink Semiconductor Inc. All Rights Reserved.
IM DS CS R/W SIZ1-0 D16B
TRST
ZL50074
* * * Digital Loop Carriers Time Division Multiplexers Media Gateways
Data Sheet
Description
The ZL50074 is a non-blocking Time Division Multiplex (TDM) switch with maximum 32,768 x 32,768 channels. The device can switch 64 kbps or Nx64 kbps TDM channels from any input stream to any output stream. All TDM input and output streams operate at the same rate, either 65.536 Mbps, 32.768 Mbps, 16.384 Mbps or 8.192 Mbps, programmed by the Global Rate Control Register. In 65 Mbps mode, only STiA and SToA streams are used, resulting in 32 input and 32 output streams. In 32 Mbps mode, STiA, SToA, STiB, and SToB streams are available, resulting in 64 input and 64 output streams. In 16 Mbps or 8 Mbps mode, STiA, SToA, STiB, SToB, STiC, SToC, STiD and SToD streams are all available, resulting in 128 input and 128 output streams. The full 32 K x 32 K channel switching capacity is maintained at bit rates of 65 Mbps, 32 Mbps and 16 Mbps. The capacity reduces to 16 K x 16 K when operating at 8 Mbps. The ZL50074 uses a master clock (CKi0) and frame pulse (FPi0) to define the TDM data stream frame boundary and timing. A high speed system clock is derived internally from CKi0 and FPi0. The input and output data streams can independently reference their timings to one of the input clocks or to the internal system clock. The ZL50074 has a variety of user configurable options designed to provide flexibility when data streams are connected to multiple TDM components or circuits. These include: * * * * * Two additional programmable reference inputs, CKi2 - 1 and FPi2 - 1, which can be used to provide alternative sources for input and output stream timing Variable input bit delay and output advancement, to accommodate delays and frame offsets of streams connected through different data paths Four timing outputs, CKo3 - 0 and FPo3 - 0, which can be configured independently to provide a variety of clock and frame pulse options Support of both ST-BUS and GCI-Bus formats Per-channel variable delay mode for low latency applications and constant delay mode for frame integrity applications
The device contains two types of internal memory: Data Memory and Connection Memory. Incoming TDM data is stored in the Data Memory. TDM Data is read from the Data Memory controlled by the Connection Memory, and output on the TDM Output Streams. There are two major modes of operation: Connection Mode and Message Mode. In Connection Mode, the contents of the Connection Memory define, for each output stream and channel, the input source stream and channel. In Message Mode, the Connection Memory is used for the storage of microprocessor data. Using Zarlink's Message Mode capability, microprocessor data can be broadcast to the data output streams on a per-channel basis. This feature is useful for transferring control and status information for external circuits or other TDM devices. The non-multiplexed microprocessor port provides access to the internal Data Memory, Connection Memory and configuration registers used to program ZL50074 options. The port is configurable to interface with either Motorola or Intel-type microprocessors and is selectable to be either 32 bit or 16 bit. The mandatory requirements of IEEE 1149.1 (JTAG) standard are supported via the dedicated Test Access Port.
2
Zarlink Semiconductor Inc.
ZL50074 Table of Contents
Data Sheet
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 Change Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 1.0 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 1.1 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 1.2 Switching Configuration. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 1.3 Stream Provisioning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 2.0 Input Clock (CKi) and Input Frame Pulse (FPi) Timing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 3.0 Output Clock (CKo) and Output Frame Pulse (FPo) Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 4.0 Output Channel Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 5.0 Data Input Delay and Data Output Advancement . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 5.1 Input Sampling Point Delay Programming. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 5.2 Fractional Bit Advancement on Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 6.0 Message Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 6.1 Data Memory Read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 6.2 Connection Memory Block Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 7.0 Data Delay Through the Switching Paths . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 7.1 Constant Delay Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 7.2 Variable Delay Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 8.0 Microprocessor Port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 8.1 Addressing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 8.2 32 Bit Bus Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 8.3 16 Bit Bus Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 8.4 Bus Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 8.4.1 Read Cycle. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 8.4.2 Write Cycle. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 9.0 Power-up and Initialization of the ZL50074 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 9.1 Device Reset and Initialization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 9.2 Power Supply Sequencing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 9.3 Initialization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 10.0 IEEE 1149.1 Test Access Port. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 10.1 Test Access Port (TAP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 10.2 Instruction Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 10.3 Test Data Register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 10.4 Boundary Scan Description Language (BSDL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 11.0 Memory Map of ZL50074 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 12.0 Detailed Memory and Register Descriptions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 12.1 Connection Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 12.1.1 Connection Memory Bit Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 12.1.2 Connection Memory LSB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 12.2 Data Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 12.3 Group Control Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 12.4 Input Clock Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 12.5 Output Clock Control Register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 12.6 Block Init Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 12.7 Block Init Enable Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 12.8 Global Rate Control Register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 13.0 DC/AC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
3
Zarlink Semiconductor Inc.
ZL50074 List of Figures
Data Sheet
Figure 1 - ZL50074 Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Figure 2 - Input Sampling Point Delay Programming. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Figure 3 - Output Bit Advancement Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Figure 4 - Data Throughput Delay for Constant Delay. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 Figure 5 - Data Throughput Delay for Variable Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 Figure 6 - Read Cycle Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 Figure 7 - Write Cycle Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 Figure 8 - Frame Pulse Input and Clock Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 Figure 9 - Frame Skew Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 Figure 10 - ST-Bus Frame Pulse and Clock Output Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51 Figure 11 - GCI Frame Pulse and Clock Output Timing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51 Figure 12 - Serial Data Timing to CKi . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 Figure 13 - Serial Data Timing to CKo . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55 Figure 14 - CKo to other CKo Skew. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56 Figure 15 - Microprocessor Bus Interface Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58 Figure 16 - Intel Mode Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58 Figure 17 - JTAG Test Port & PWR Reset Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
4
Zarlink Semiconductor Inc.
ZL50074 List of Tables
Data Sheet
Table 1 - Data Rate and Maximum Switch Size . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Table 2 - TDM Stream Bit Rates . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Table 3 - CKi0 and FPi0 Setting via CK_SEL1 - 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Table 4 - Example of Address and Byte Significance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Table 5 - 32 Bit Motorola Mode Byte Addressing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Table 6 - 32 Bit Motorola Mode Access Transfer Size . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 Table 7 - 32 Bit Intel Mode Bus Enable Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 Table 8 - Byte Enable Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 Table 9 - 16 Bit Mode Word Alignment. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 Table 10 - 16 Bit Mode Example Byte Address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 Table 11 - Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 Table 12 - Connection Memory Group Address Mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 Table 13 - Connection Memory Stream Address Offset at Various Output Rates . . . . . . . . . . . . . . . . . . . . . . . . . 30 Table 14 - Connection Memory Timeslot Address Offset Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 Table 15 - Connection Memory Bits (CMB) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 Table 16 - Connection Memory LSB Group Address Mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 Table 17 - Connection Memory LSB Stream Address Offset at Various Output Rates . . . . . . . . . . . . . . . . . . . . . 34 Table 18 - Data Memory Group Address Mapping. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 Table 19 - Data Memory Stream Address Offset at Various Output Rates . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 Table 20 - Group Control Register Addressing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 Table 21 - Group Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 Table 22 - Input Clock Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 Table 23 - Output Clock Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 Table 24 - Block and Power-up Initialization Status Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
5
Zarlink Semiconductor Inc.
ZL50074
Change Summary
The following table captures the changes from the April 2005 issue. Page 24 25 25 26 Item 8.4.1, "Read Cycle" Figure 6 "Read Cycle Operation" 8.4.2, "Write Cycle" Figure 7 "Write Cycle Operation" Change
Data Sheet
Clarified WAIT signal description in Read Cycle. Corrected WAIT signal tristate timing in Read Cycle. Clarified WAIT signal description in Write Cycle. Corrected WAIT signal tristate timing in Write Cycle.
The following table captures the changes from the July 2004 issue. Page 11 12 48 49 50 Item "Pin Description" - CKo0-3 "Pin Description" - DTA, WAIT "AC Electrical Characteristics1 - FPi0-2 and CKi0-2 Timing" Figure 9 "Frame Skew Timing Diagram" (1) "AC Electrical Characteristics1 FPO0-3 and CKO0-3 (65.536 MHz) Timing" (2) "AC Electrical Characteristics1 FPO0-3 and CKO0-3 (32.768 MHz) Timing" (3) "AC Electrical Characteristics1 FPO0-3 and CKO0-3 (16.384 MHz) Timing" (4) "AC Electrical Characteristics1 FPO0-3 and CKO0-3 (8.192 MHz) Timing" "AC Electrical Characteristics - Output Clock Jitter Generation" "AC Electrical Characteristics - Serial Data Timing to CKi" Figure 12 "Serial Data Timing to CKi" "AC Electrical Characteristics - Serial Data Timing to CKo" Figure 13 "Serial Data Timing to CKo" "AC Electrical Characteristics - CKo to Other CKo 1Skew" Figure 14 "CKo to other CKo Skew" Change Added special requirement for using output clock at 65.536 MHz. Added more detailed description to the DTA and WAIT pins. Added tFPIS, tFPIH (input frame pulse setup and hold) maximum values. Added FPi1,2 frame pulse to Figure "Frame Skew Timing Diagram" to clarify frame boundary skew. Added CKO0-3 and FPO0-3 setup and hold parameters for all different clock rates.
51 52
Added this table to specify CKO0-3 jitter generation. (1) Values of parameters tSIPS, tSIPH, tSINS, tSINH, tSIPV, tSINV, tSIPZ and tSINZ are revised. (2) Separated parameter tCKD into tCKDP and tCKDN. Added more detail to figure. Values of parameters tSOPS, tSOPH, tSONS, tSONH, tSOPV, tSONV, tSOPZ and tSONZ are revised. Added more detail to figure. Added CKO skew parameters, tCKOS, (clock source to internal APLL). Added figure to show tCKOS.
53 54 54 56 56
6
Zarlink Semiconductor Inc.
ZL50074
Pin Diagram - ZL50074 23 mm x 23 mm 484 Ball PBGA (as viewed through top of package) A1 corner identified by metallized marking 1 A B C D E F G H J K L M N P R T U V W Y AA AB
CKo [0]
Data Sheet
2
3
4
5
6
7
8
9
D[7] D[9]
10
D[4] D[5] D[6] D[8]
11
D[0] D[3] D[1]
12
13
14
15
A[7] A[6] R/W
16
A[2]
17
A[1]
18
IC
19
DTA
20
21
22
STiA D[30] D[25] D[20] D[16] D[15] D[11] [0]
A[18] A[14] A[10] A[17] A[11] A[15] A[9] A[5] A[4] A[8] A[3] DS
PWR SToA TCK [31] TDo STiA [30]
SToB STiD SToA D[31] D[26] D[21] D16B D[13] [1] [1] [0] STiA [2] STiA [3] STiB STiD [1] [0] IM
A[0] BERR SIZ[0] SToB STiA [31] [31] CS FPo [3]
D[27] D[22] D[19] D[12]
STiD TRST SToD STiB STiD [31] [30] [30] [29] TDi SToB STiC SToA SToD [30] [30] [29] [28] STiB [28]
STiC STiD SToC SToD SToB STiC D[28] D[23] D[17] [3] [2] [1] [0] [0] [0]
A[16] A[13] D[2] A[12]
WAIT SToD STiB [31] [31]
STiD SToB STiC SToA STiA SToC STiB D[24] D[18] D[14] [4] [3] [2] [1] [1] [0] [0] SToB SToC SToB SToD STiC [4] [3] [2] [1] [1] SToD SToD SToD STiB [4] [3] [2] [2] STiA [5] STiB [5] FPo [0] VSS VDD_
IO
CKo SIZ[1] STiC TMS SToC STiD SToD STiA [3] [31] [30] [30] [29] [29] VSS VDD_
IO
VDD_ CORE VSS
D[29] VDD_ VDD_ D[10] VDD_ VDD_ SToC VDD_ IO CORE IO CORE [31] IO VSS VSS VDD_ CORE VSS VSS VSS VSS VSS VSS VSS VSS VDD_ CORE VDD_
IO
VDD_ CORE VSS
SToA SToC STiC SToB STiA [30] [29] [29] [28] [28] SToB STiB STiC [29] [29] [28] CKi [2] STiD [27]
VSS VDD_
IO
VDD_ CORE VSS VSS VSS VSS VSS VSS VSS VSS VDD_ CORE
VDD_
IO
VSS VDD_
IO
VDD_ CORE VSS VDD_
IO
STiA STiD SToC SToA VDD_ VDD_ [4] [3] [2] [2] CORE IO CKi [1]
VDD_ CORE VSS VSS VSS VSS VSS VSS VDD_ CORE VDD_
IO
VDD_ CORE VSS VSS VSS VSS VSS VSS VDD_ CORE VSS
VDD_ CORE VSS
SToA SToC STiD SToD STiC STiA [28] [28] [28] [27] [27] [27] VDD_ SToB SToC STiB [27] [27] [27] IO FPi [2] IC SToC [26]
STiC SToA STiB VDD_ VDD_ VDD_ [4] [3] [3] IO CORE IO FPi [1] SToC SToA STiB [4] [4] [4] VSS VDD_ CORE VSS
VSS VSS VSS VSS VSS VSS VDD_
IO
VSS VSS VSS VSS VSS VSS VDD_
IO
SToB STiD [5] [5]
VDD_ CORE VSS VDD_
IO
VDD_ VDD_ SToA IO CORE [27] VDD_ CORE VSS
SToA SToB STiD [26] [26] [26] STiA SToD SToC [26] [25] [25] IC
ODE SToD SToC STiD STiC VDD_ VDD_ [5] [5] [6] [5] CORE IO STiA [6]
SToD STiC STiB [26] [26] [26]
STiB STiC STiC SToA VDD_ VDD_ VDD_ [6] [6] [7] [5] IO CORE IO VSS VSS VDD_ CORE
VDD_ STiA STiD SToB SToA [25] [25] [25] [25] IO
SToB SToC SToD SToA SToA [6] [6] [6] [7] [6] STiA [7]
VDD_ CORE
VDD_ SToD SToC STiD SToB STiB STiC [23] [24] [24] [24] [25] [25] IO
STiB SToB STiA SToA VDD_ VDD_ VDD_ [7] [7] [8] [8] CORE IO IO IC SToB STiB VDD_ VDD_ [8] [8] IO CORE VSS VSS VSS
VDD_ VDD_ VDD_ SToA STiC STiB SToA SToD [23] [24] [24] [24] IO CORE CORE [23] VSS VDD_ CORE VSS VDD_
IO
STiD SToC [7] [7] SToD [7] VSS
VDD_
IO
CKo [2] SToA [21]
STiD STiB [22] [23]
STiA STiC [24] [24]
SToC STiD STiB SToD [8] [9] [10] [9] VSS
VSS
VSS
VSS
FPo SToC STiD SToC [2] [22] [23] [23]
STiC SToD STiC STiA SToC [8] [8] [9] [10] [10]
VDD_ SToC VDD_ VDD_ STiA VDD_ VDD_ SToA VDD_ STiC VDD_ SToC STiD STiC SToD SToB [12] [19] CORE [20] [21] [22] [22] [23] IO IO CORE [16] IO CORE [18] IO IC IC IC FPi [0] NC CK_ STiB SToA STiA SToB SToD SToC SToA STiA SEL[1] [18] [19] [20] [20] [20] [21] [22] [23] SToB CK_ SToC STiD SToD STiD STiC STiA SToB [17] SEL[0] [18] [19] [19] [20] [21] [22] [22] STiC SToC STiA SToB STiB STiB SToA SToB STiB [17] [17] [18] [18] [19] [20] [20] [21] [22] STiA SToA [17] [17] NC IC IC SToD SToB SToC STiA SToD [18] [19] [19] [21] [21]
STiD STiB SToC SToB SToD SToB STiC STiB SToA STiC SToB SToC [8] [9] [9] [10] [10] [11] [12] [13] [13] [15] [16] [16] STiA SToB STiD STiA SToA STiB SToD STiC STiA SToD SToC [9] [9] [10] [11] [11] [12] [12] [13] [14] [14] [15] SToA SToA STiB SToC SToA [9] [10] [11] [11] [12] FPo [1] CKi [0]
STiD STiB SToB STiD SToD SToD [13] [14] [14] [15] [15] [16]
STiC STiC SToD STiD STiA SToB SToD SToA STiA SToA STiB SToA [10] [11] [11] [12] [13] [13] [13] [14] [15] [15] [16] [16] STiD STiA SToB CKo SToC STiC STiD SToC STiB SToB STiC STiD [11] [12] [12] [1] [13] [14] [14] [14] [15] [15] [16] [16]
STiB STiD SToD STiC STiD STiA STiC STiB [17] [17] [17] [18] [18] [19] [20] [21]
7
Zarlink Semiconductor Inc.
ZL50074
Pin Description Pin Name TDM Interface F7, F10, F13, F17, G9, G12, G15, H6, H10, H13, H16, J7, K8, K15, K17, L6, L16, M7, N8, N15, P6, P16, P17, R7, R10, R13, T9, T12, T15, U10, U13, U17 F9, F12, F15, G6, G10, G13, G16, H7, H11, H14, J6, J8, J15, J17, K16, L7, M6, M8, M15, M17, N16, P7, P8, P15, R6, R11, R14, R17, T10, T16, U7, U9, U12, U15 F6, F16, G7, G8, G11, G14, G17, H8, H9, H12, H15, J9, J10, J11, J12, J13, J14, J16, K7, K9, K10, K11, K12, K13, K14, L8, L9, L10, L11, L12, L13, L14, L15, M9, M10, M11, M12, M13, M14, M16, N6, N7, N9, N10, N11, N12, N13, N14, P9, P10, P11, P12, P13, P14, R8, R9, R12, R15, R16, T2, T7, T8, T11, T13, T14, T17, U6 A2, E5, C1, C2, H2, H1, M1, P1, P4, W1, U4, W4, AB2, AA5, W9, AA9, U11, AA14, Y16, AB20, V17, AA21, W21, V22, R21, M18, L20, H22, F22, E21, B22, B20 VDD_CORE Power Supply for the Core Logic: +1.8 V Description
Data Sheet
VDD_IO
Power Supply for the I/O: +3.3 V
VSS
Ground
STiA0-31
Serial TDM Input Data 'A' Streams (5 V Tolerant Input with Internal Pull-down) 32 serial TDM input data streams. All streams are at the same rate: 65.536 Mbps, 32.678 Mbps, 16.384 Mbps or 8.192 Mbps, programmed by the Global Rate Control Register (Section 12.8). The data streams can be selected to be either inverted or non-inverted, programmed by the Group Control Registers (Section 12.3). Unused inputs are pulled low by internal pull-down resistors and may be left unconnected. Serial TDM Input Data 'B' Streams (5 V Tolerant Input with Internal Pull-down) 32 serial TDM input data streams. All streams are at the same rate: 32.678 Mbps, 16.384 Mbps or 8.192 Mbps, programmed by the Global Rate Control Register (Section 12.8). These streams are unused when the device data rate is 65.536 Mbps. The data streams can be selected to be either inverted or non-inverted, programmed by the Group Control Registers (Section 12.3). Unused inputs are pulled low by internal pull-down resistors and may be left unconnected.
E7, C3, G4, J5, K6, J1, M2, P2, R5, V2, T5, Y3, W6, V8, Y8, AB9, AA11, AB15, V15, Y18, Y19, AB22, Y22, R20, P20, N21, L19, J20, E22, G19, C21, D17
STiB0-31
8
Zarlink Semiconductor Inc.
ZL50074
Pin Description (continued) Pin D6, F5, E3, D1, J3, L5, M3, M4, U1, U3, AA1, AA2, V7, W8, AB6, V10, AB11, Y14, AB18, U16, AB21, W20, U20, P19, R22, N22, L18, H21, G20, F20, D20, E16 Name STiC0-31 Description
Data Sheet
Serial TDM Input Data 'C' Streams (5 V Tolerant Input with Internal Pull-down) 32 serial TDM input data streams. All streams are at the same rate: 16.384 Mbps or 8.192 Mbps, programmed by the Global Rate Control Register (Section 12.8). These streams are unused when the device data rate is 65.536 Mbps or 32.678 Mbps. The data streams can be selected to be either inverted or non-inverted, programmed by the Group Control Registers (Section 12.3). Unused inputs are pulled low by internal pull-down resistors and may be left unconnected. Serial TDM Input Data 'D' Streams (5 V Tolerant Input with Internal Pull-down) 32 serial TDM input data streams. All streams are at the same rate: 16.384 Mbps or 8.192 Mbps, programmed by the Global Rate Control Register (Section 12.8). These streams are unused when the device data rate is 65.536 Mbps or 32.678 Mbps. The data streams can be selected to be either inverted or non-inverted, programmed by the Group Control Registers (Section 12.3). Unused inputs are pulled low by internal pull-down resistors and may be left unconnected. Serial TDM Output Data 'A' Streams (5 V Tolerant, 3.3 V Tri-state Slew-Rate Controlled Outputs) 32 serial TDM output data streams. All streams are at the same rate: 65.536 Mbps, 32.678 Mbps, 16.384 Mbps or 8.192 Mbps, programmed by the Global Rate Control Register (Section 12.8). The data streams can be selected to be either inverted or non-inverted, programmed by the Group Control Registers (Section 12.3). Serial TDM Output Data 'B' Streams (5 V Tolerant, 3.3 V Tri-state Slew-Rate Controlled Outputs) 32 serial TDM output data streams. All streams are at the same rate: 32.678 Mbps, 16.384 Mbps or 8.192 Mbps, programmed by the Global Rate Control Register (Section 12.8). These streams are unused when the device data rate is 65.536 Mbps. The data streams can be selected to be either inverted or non-inverted, programmed by the Group Control Registers (Section 12.3). Unused outputs are tristated and may be left unconnected. Serial TDM Output Data 'C' Streams (5 V Tolerant, 3.3 V Tri-state Slew-Rate Controlled Outputs) 32 serial TDM output data streams. All streams are at the same rate: 16.384 Mbps or 8.192 Mbps, programmed by the Global Rate Control Register (Section 12.8). These streams are unused when the device data rate is 65.536 Mbps or 32.678 Mbps. The data streams can be selected to be either inverted or non-inverted, programmed by the Group Control Registers (Section 12.3). Unused outputs are tristated and may be left unconnected.
C4, B2, D2, H3, E1, K2, L4, R1, V1, T4, W3, AB1, AA4, Y7, AB7, Y10, AB12, AB16, AB19, W17, W19, U19, R19, T21, N19, M19, K22, G22, H19, C22, E19, C18
STiD0-31
B3, E4, H5, J4, K5, M5, N5, N4, P5, Y1, Y2, W5, Y5, V9, AA8, AA10, AA12, AA15, U14, V16, Y20, T18, V21, P18, P21, M21, K20, K18, H17, D21, F18, A21 D5, B1, F3, E2, F1, K1, N1, P3, R4, W2, V4, V6, AB3, AA6, Y9, AB10, V11, W14, Y17, AA19, V18, Y21, W22, U22, N20, M20, K21, J18, F21, G18, D19, B19
SToA0-31
SToB0-31
E6, D3, H4, F2, K4, L3, N2, R2, T3, V3, U5, Y4, U8, AB5, AB8, W11, V12, Y15, W16, AA20, U18, V20, T20, T22, N18, L22, J22, J19, H18, F19, E18, F14
SToC0-31
9
Zarlink Semiconductor Inc.
ZL50074
Pin Description (continued) Pin D4, F4, G3, G2, G1, L2, N3, T1, U2, T6, V5, AA3, W7, AA7, W10, Y11, Y12, AB17, AA18, W18, V19, AA22, U21, N17, P22, L21, L17, H20, D22, E20, C20, D16 Name SToD0-31 Description
Data Sheet
Serial TDM Output Data 'D' Streams (5 V Tolerant, 3.3 V Tri-state Slew-Rate Controlled Outputs) 32 serial TDM output data streams. All streams are at the same rate: 16.384 Mbps or 8.192 Mbps, programmed by the Global Rate Control Register (Section 12.8). These streams are unused when the device data rate is 65.536 Mbps or 32.678 Mbps. The data streams can be selected to be either inverted or non-inverted, programmed by the Group Control Registers (Section 12.3). Unused outputs are tristated and may be left unconnected. ST-BUS/GCI-Bus Clock Input (5 V Tolerant Schmitt-Triggered Input) This pin accepts an 8.192 MHz, 16.384 MHz, 32.678 MHz or 65.536 MHz clock. This clock must be provided for correct operation of the ZL50074. The frequency of the CKi0 input is selected by the CK_SEL1-0 inputs. The active clock edge may be either rising or falling, programmed by the Input Clock Control Register (Section 12.4). ST-BUS/GCI-Bus Frame Pulse Input (5 V Tolerant Input) This pin accepts the 8 kHz frame pulse which marks the frame boundary of the TDM data streams. The pulse width is nominally one CKi0 clock period (assuming ST-BUS mode) selected by the CK_SEL1-0 inputs. The active state of the frame pulse may be either high or low, programmed by the Input Clock Control Register (Section 12.4). ST-BUS/GCI-Bus Clock Inputs (5 V Tolerant Schmitt Triggered Inputs) These optional TDM clock inputs are at 8.192 MHz, 16.384 MHz, 32.678 MHz or 65.536 MHz. The frequency of each clock input is automatically detected by the ZL50074. Refer to Section 2.0 for TDM timing options. The active clock edge may be either rising or falling, programmed by the Input Clock Control Register (Section 12.4). Unused inputs must be connected to a defined logic level. ST-BUS/GCI-Bus Frame Pulse Inputs (5 V Tolerant Inputs) These 8 kHz input pulses correspond to the optional CKi2-1 clock inputs. The frame pulses mark the frame boundary of the TDM data streams. Refer to Section 2.0 for TDM timing options. Each pulse width is nominally one CKi clock period (assuming ST-BUS mode). The active state of the frame pulse may be either high or low, programmed by the Input Clock Control Register (Section 12.4). Unused inputs must be connected to a defined logic level.
W12
CKi0
AA13
FPi0
J2, G21
CKi1-2
K3, K19
FPi1-2
10
Zarlink Semiconductor Inc.
ZL50074
Pin Description (continued) Pin A1, AB4, R18, E14 Name CKo0-3 Description
Data Sheet
ST-BUS/GCI-Bus Clock Outputs (3.3 V Outputs with Slew-Rate Control) These clock outputs can be programmed to generate 8.192 MHz, 16.384 MHz, 32.678 MHz or 65.536 MHz TDM clock outputs. The active edge can be programmed to be either rising or falling. The source of the clock outputs can be derived from either the CKi2-0 inputs or the internal system clock. The frequency, active edge and source of each clock output can be programmed independently by the Output Clock Control Register (Section 12.5). For 65.536 MHz output clock, the total loading on the output should not be larger than 10pF. ST-BUS/GCI-Bus Frame Pulse Outputs (3.3 V Outputs with Slew-Rate Control) These 8 kHz output pulses mark the frame boundary of the TDM data streams. The pulse width is nominally one clock period of the corresponding CKo output. The active state of each frame pulse may be either high or low, independently programmed by the Output Clock Control Register (Section 12.5). Master Clock Input Select (5 V Tolerant Inputs) Inputs used to select the frequency and frame alignment of CKi0 and FPi0: CK_SEL1 = 0, CK_SEL0 = 0, 8.192 MHz CK_SEL1 = 0, CK_SEL0 = 1, 16.384 MHz CK_SEL1 = 1, CK_SEL0 = 0, 32.768 MHz CK_SEL1 = 1, CK_SEL0 = 1, 65.536 MHz Output Drive Enable (5 V Tolerant Input with Internal Pull-up) This is the asynchronous output enable control for the output streams. When it is high, the streams are enabled. When it is low, the output streams are tristated. Internal Connections In normal mode these pins MUST be connected low No Connection In normal mode these pins MUST be left unconnected.
G5, Y6, T19, C17
FPo0-3
W15, V14
CK_SEL0-1
L1
ODE
A18, J21, M22, R3, V13, W13, Y13, AA16, AA17 AB13, AB14
IC NC
Microprocessor Port and Reset A11, C11, E11, B11, A10, B10, C10, A9, D10, B9, F11, A8, C9, B8, E10, A7, A6, D9, E9, C8, A5, B6, C7, D8, E8, A4, B5, C6, D7, F8, A3, B4 B16, A17, A16, C14, E13, D13, B15, A15, B14, C13, A14, B13, E12, D12, A13, C12, D11, B12, A12 C16 D0-31 Microprocessor Port Data Bus (5 V Tolerant Bi-directional with Slew-Rate Output Control) 32 or 16 bit bidirectional data bus. Used for microprocessor access to internal memories and registers. When 16 bit mode is selected (D16B is logic 1), D31-16 are unused and must be connected to defined logic levels. Microprocessor Port Address Bus (5 V Tolerant Inputs) 19 bit address bus for the internal memories and registers. In 16 bit bus mode (D16B is logic 1), please note A0 is not used and must be connected to a defined logic level. In Intel 32 bit mode: A1 = BE3, A0 = BE2 Chip Select Input (5 V Tolerant Input) Active low input used with DS to enable read and write access to the ZL50074.
A0-18
CS
11
Zarlink Semiconductor Inc.
ZL50074
Pin Description (continued) Pin D14 Name DS Description
Data Sheet
Data Strobe Input (5 V Tolerant Input) Active low input used with CS to enable read and write access to the ZL50074. Read/Write Input (5 V Tolerant Input) This input controls the direction of the data bus lines (D31 - 0) during a microprocessor access. This pin is set high and low for the read and write access respectively. Data Transfer Acknowledge (5 V Tolerant, 3.3 V Tri-state Output with Slew-Rate) This active low output indicates that a data bus transfer is complete. An external pull-up resistor is required to hold this pin HIGH when output is high-impedance. Transfer Bus Error Output with Slew Rate Control (5 V Tolerant, 3.3 V Tri-state Outputs with Slew-Rate Control) This pin goes low whenever the microprocessor attempts to access an invalid memory space inside the device. In Motorola bus mode, if this bus error signal is activated, the data transfer acknowledge signal, DTA, will not be generated. In Intel bus mode, the generation of the DTA is not affected by this BERR signal. An external pull-up resistor is required to hold a HIGH level when output is high-impedance. Data Transfer Wait Output (5 V Tolerant, 3.3 V Tri-state Output with Slew Rate) Active low wait signal output. An external pull-up resistor is required to hold this pin HIGH when output is high-impedance. Data Transfer Size/Upper and Lower Data Strobe Inputs (5 V Tolerant Inputs) Motorola 32-bit mode - signals indicate data transfer size, refer to Section 8.0. Motorola 16-bit mode:SIZ0 - LDS, SIZ1 - UDS. Active low upper and lower data strobes, UDS and LDS, indicate whether the upper byte, D15 - 8, and/or lower byte, D7 - 0, is being accessed. Intel 32/16-bit mode: SIZ0 - BE0, SIZ1 - BE1 Active low Intel type bus-enable signals, BE1 and BE0 Microprocessor Port Bus Mode Select (5 V Tolerant Input) Control input: 0 = Motorola mode 1 = Intel mode Microprocessor Port Bus 16/32 Bit Mode Select (5 V Tolerant Input with Internal Pull-down) Control input: 0 = 32 bit data bus 1 = 16 bit data bus
C15
R/W
A19
DTA
B17
BERR
D15
WAIT
B18, E15
SIZ0-1
C5
IM
B7
D16B
12
Zarlink Semiconductor Inc.
ZL50074
Pin Description (continued) Pin A20 Name PWR Description
Data Sheet
Device Reset (5 V Tolerant Schmitt-Triggered Input) Asynchronous reset input used to initialize the ZL50074. 0 = Reset 1 = Normal See Section 9.0, Power-up and Initialization of the ZL50074 for detailed description of Reset state.
IEEE 1149.1 Test Access Port (TAP) D18 TDi Test Data (5 V Tolerant Input with Internal Pull-up) Serial test data input. When not used, this input may be left unconnected. Test Data (3.3 V Output) Serial test data output Test Clock (5 V Tolerant Schmitt-Triggered Input with Internal Pull-up) Provides the clock to the JTAG test logic Test Reset (5 V Tolerant Schmitt-Triggered Input with Internal Pull-up) Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin should be pulsed low during power-up to ensure that the device is in the normal functional mode. When JTAG is not being used, this pin should be pulled low during normal operation. Test Mode Select (5 V Tolerant Input with Internal Pull-up) JTAG signal that controls the state transitions of the TAP controller. When not used, this pin is pulled high by an internal pull-up resistor and may be left unconnected.
B21 A22
TDo TCK
C19
TRST
E17
TMS
1.0
1.1
Functional Description
Overview
The device has 128 ST-BUS/GCI-Bus inputs (STiA0 - 31, STiB0 - 31, STiC0 - 31, STiD0 - 31) and 128 ST-BUS/GCI-Bus outputs (SToA0 - 31, SToB0 - 31, SToC0 - 31, SToD0 - 31). It is a non-blocking digital switch with 32,768 64 kbps channels and is capable of operating at 8.192 Mbps, 16.384 Mbps, 32.768 Mbps or 65.536 Mbps. The inputs accept serial data streams and the outputs deliver serial data streams at one of these data rates. All input and output streams operate at the same rate. There are 32 input groups with each group consisting of 4 streams (`A', `B', `C' and `D'). If the data rate is set to 16.384 Mbps or 8.192 Mbps, STiA0 - 31, STiB0 - 31, STiC0 31 and STiD0 - 31 are used for the input traffic. When the data rate is set to 32.768 Mbps, STiA0 - 31 and STiB0 31 are used for the input traffic; STiC0 - 31 and STiD0 - 31 are not used. When the data rate is set to 65.536 Mbps, STiA0 - 31 are used for the input traffic; STiB0 - 31, STiC0 - 31, and STiD0 - 31 are not used. There are 32 output groups with each group consisting of 4 streams (`A', `B', `C', and `D'). If the data rate is set to 16.384 Mbps or 8.192 Mbps, SToA0 - 31, SToB0 - 31, SToC0 - 31 and SToD0 - 31 are used for the output traffic. If the data rate is set to 32.768 Mbps, SToA0 - 31 and SToB0 - 31 are used for the output traffic; STiC0 - 31 and STiD0 - 31 are in high impedance. When the data rate is set to 65.536 Mbps, SToA0 - 31 are used for the output traffic; SToB0 - 31, SToC0 - 31, and SToD0 - 31 are in high impedance. By using Zarlink's message mode capability, the microprocessor can store data in the connection memory which can be broadcast to the output streams on a per-channel basis. This feature is useful for transferring control and status information for external circuits or other ST-BUS/GCI-Bus devices.
13
Zarlink Semiconductor Inc.
ZL50074
Data Sheet
The ZL50074 uses the ST-BUS/GCI-Bus master input frame pulse (FPi0) and the ST-BUS/GCI-Bus master input clock (CKi0) to define the input frame boundary and timing for sampling the ST-BUS/GCI-Bus input streams. The rate of the input clock is defined by setting the CK_SEL1 - 0 pins. In addition, two more frame pulses and clocks can be accepted. The frequencies of these signals are automatically detected by the ZL50074. A selectable Motorola or Intel compatible non-multiplexed microprocessor port allows users to program the device to operate in various modes under different switching configurations. Users can use the microprocessor port to perform internal register and memory read and write operations. The microprocessor port can be selectable to be either a 32 bit or 16 bit data bus and to have either a 19 bit or 17 bit address bus. This is selected by setting the D16B pin. There are seven control signals (CS, DS, R/W, DTA, WAIT, BERR and IM). The device supports the mandatory requirements for the IEEE 1149.1 (JTAG) standard via the test port.
1.2
Switching Configuration
The ZL50074 switches 64 kbps and Nx64 kbps data and voice channels from the TDM input streams, to timeslots in the TDM output streams. The device is non-blocking; all 32 K input channels can be switched through to the outputs. Any input channel can be switched to any available output channel. The maximum switching capacity and the number of channels per stream are shown in Table 1 for different data rates of operation. Number of 64 kbps Channels per Stream 1024 512 256 128 Maximum Switch Capacity (streams x channels = total) 32 x 1024 = 32,768 64 x 512 = 32,768 128 x 256 = 32,768 128 x 128 = 16,384
TDM Stream Data Rate 65 Mbps 32 Mbps 16 Mbps 8 Mbps
Number of Input TDM Data Streams 32 64 128 128
Number of Output TDM Data Streams 32 64 128 128
Table 1 - Data Rate and Maximum Switch Size
1.3
Stream Provisioning
The ZL50074 is a large switch with a comprehensive list of user configurable, 'per-group' programmable features. In order to facilitate ease of use, the ZL50074 offers a simple programming model. Streams are grouped in sets of four, with each group sharing the same configured characteristics. In this way it is possible to reduce programming complexity, while still maintaining flexible 'per-group' configuration options: * * * * * Input stream clock source selection, see Section 2.0 Output stream clock source selection, see Section 2.0 Input stream sampling point selection, see Section 5.1 Output stream fractional bit advance, see Section 5.2 Input and output stream inversion control; see Section 12.3
There are 32 input and 32 output groups. Depending on the data rate set for the device there will be either 1, 2 or 4 streams activated in each group. If the data rate is set for 65.536 Mbps, the `A' streams will be activated; the `B', `C' and `D' streams will not be activated. If the data rate is set for 32.768 Mbps, the `A' and `B' streams will be activated; the `C' and `D' streams will not be activated. If the data rate is set for 16.384 Mbps or 8.192 Mbps, the `A', `B', `C' and `D' streams will all be activated. The maximum channel capacity of a group is 1024 channels when operating at any data rate except for 8.192 Mbps, in which case the maximum operating channel capacity decreases to 512 channels.
14
Zarlink Semiconductor Inc.
ZL50074
Data Sheet
Table 1 shows the maximum number of streams available at different bit rates. The ZL50074 deactivates unused streams when operating at the higher bit rates as shown in Table 2. Input or Output Group n (n = 0 - 31) STiAn / SToAn STiBn / SToBn STiCn / SToCn STiDn / SToDn 65 Mbps Active Not Active Not Active Not Active 32 Mbps Active Active Not Active Not Active 16 Mbps Active Active Active Active 8 Mbps Active Active Active Active
Table 2 - TDM Stream Bit Rates All TDM input and output data streams operate at the same rate, programmed by the Global Rate Control Register (Section 12.8).
2.0
Input Clock (CKi) and Input Frame Pulse (FPi) Timing
The input timing for the ZL50074 can be set for one of four different frequencies. They can also be set for ST-BUS or GCI-Bus mode with positive or negative input. The CKi0 and FPi0 input timing must be provided in order for the device to be used. There are two additional input clocks and frame pulses that can be provided. CKi0 is used to generate the internal clock. This clock is used for all the internal logic and can be used as one of the clocks that defines the timing for the input and output data. The input stream clock source is selected by the ISSRC1 - 0 (bits 1 - 0) in the Group Control Register. The output stream clock source is selected by the OSSRC1 - 0 (bits 17 - 16) in the Group Control Register. The CKi0 and FPi0 input frequency is set via the CK_SEL1 - 0 pins as shown in Table 3. By default the CKi0 and FPi0 pins accept ST-BUS, negative input timing. The input frame pulse format (ST-BUS/GCI-Bus), frame pulse polarity, and clock polarity can be programmed by the GCISEL0 (bit 2), FPIPOL0 (bit 1), and CKIPSL0 (bit 0) in the Input Clock Control Register (ICCR), as described in Section 12.4. CK_SEL1 0 0 1 1 CK_SEL0 0 1 0 1 Input CKi0 and FPi0 8.192 MHz 16.384 MHz 32.768 MHz 65.536 MHz
Table 3 - CKi0 and FPi0 Setting via CK_SEL1 - 0 Two additional input clocks (CKi2 - 1) and frame pulses (FPi2 - 1) can be accepted. These signals can be 8.192 MHz, 16.384 MHz, 32.768 MHz or 65.536 MHz and the rates are automatically detected by the device. These clocks and their frame boundaries must be phase aligned with the CKi0 and its frame boundary within a 30 ns skew but can have different jitter values. The clocks do not have to have the same frequency. If these additional clocks are not used, the pins must be connected to a defined logic level. These additional input clocks and frame pulses can be used as alternative clock sources for the input streams, output streams, and output clocks / frame pulses. The input streams' clock sources are controlled by the ISSRC1-0 (bits 1 - 0) in the Group Control Registers (GCR). The output streams' clock sources are controlled by the OSSRC1-0 (bits 17 - 16) in the Group Control Registers (GCR). The output clocks' / frame pulses' clock sources are controlled by the CKO3SRC1-0 (bits 22-21), CKO2SRC1-0 (bits 15-14), CKO1SRC1-0 (bits 8-7), and CKO0SRC1-0 (bits 1-0) in the Output Clock Control Register (OCCR). The clock sources can be set to either the internal system clock or one of the three input clock signals. These are used to provide a direct interface to jittery peripherals.
15
Zarlink Semiconductor Inc.
ZL50074
Data Sheet
When the internal system clock is not used as the clock source, there are limitations to the data rate and the output clock rate. For all the input and output stream groups that do not use the internal system clock as their clock source, the data rate is limited to be no higher than the selected clock source's rate (e.g., if CKi1 runs at 16.384 MHz and it is selected as the clock source for input stream group 3, then the maximum data rate of STiA3, STiB3, STiC3, and STiD3 is 16.384 Mbps). Similarly, for all the output clocks that do not use the internal system clock as their clock source, the clock rate is limited to be no higher than the selected clock source's rate (e.g., if CKi1 runs at 32.768 MHz and it is selected as the clock source for output clock CKo0, then the maximum clock rate of CKo0 is 32.768 MHz).
3.0
Output Clock (CKo) and Output Frame Pulse (FPo) Timing
There are four output timing pairs, CKo3 - 0 and FPo3 - 0. By default these signals generate ST-BUS, negative timing, and use the internal system clock as reference clock source. Their default clock rates are 65.536 MHz for CKo0, 32.768 MHz for CKo1, 16.384 MHz for CKo2, and 8.192 MHz for CKo3. Their properties can also be individually programmed in the Output Clock Control Register (OCCR) to control the frame pulse format (ST-BUS/GCI-Bus), frame pulse polarity, clock polarity, clock rate (8.192 MHz, 16.384 MHz, 32.768 MHz or 65.536 MHz), and reference clock source. Refer to Section 12.5 for programming details. Note that the reference clock source can be set to either the internal system clock or one of the three input clock signals. If one of the three input clock signals is selected as the reference source, the output clock cannot be programmed to generate a higher clock frequency than the reference source. As each output timing pair has its own bit settings, they can be set to provide different output timings. For 65.536 MHz output clock, the total loading on the output should not be larger than 10pF.
4.0
Output Channel Control
To be able to interface with external buffers, the output signals can be set to enter a high impedance or drive high state on a per-channel basis. The Per Channel Function (bits 31 - 29) in the Connection Memory Bits can be set to 001 to drive the channel output high, or to 000, 110 or 111, to set the channel into a high impedance state.
5.0
Data Input Delay and Data Output Advancement
The Group Control Registers (GCR) are used to adjust the input delay and output advancement for each input and output data groups. Each group is independently programmed.
5.1
Input Sampling Point Delay Programming
The input sampling point delay programming feature provides users with the flexibility of handling different wire delays when incoming traffic is from different sources. By default, all input streams have zero delay, such that bit 7 is the first bit that appears after the input frame boundary (assuming ST-BUS formatting). The nominal input sampling point with zero delay is at the 3/4 bit time. The input delay is enabled by the Input Sample Point Delay (bit 8 - 4) in the Group Control Registers 0 - 31 (GCR0 - 31) as described in Section 12.3 on page 36. The input sampling point delay can range from 0 to 7 3/4 bit delay with a 1/4 bit resolution on a per group basis.
16
Zarlink Semiconductor Inc.
ZL50074
Nominal Channel n Boundary Nominal Channel n+1 Boundary
Data Sheet
STi[n]
0
7
6
5
4
3
2
1
0
7
6 11111 11110 11101 11100 11011 11010 11001 11000 10111 10110 10101 10100 10011 10010 10001 10000
00000 (Default) 00001 00010 00011 00100 00101 00110 00111 01000 01001 01010 01011 01100 01101 01110 01111
Example: With a setting of 01111 the sampling point for bit 7 will be 3 1/2 bits
Figure 2 - Input Sampling Point Delay Programming There are limitations when the ZL50074 is programmed to use CKi2 - 0 as the input stream clock source as opposed to the internal clock: * * The granularity of the delay becomes 1/2 the selected reference clock period, or 1/4 bit, whichever is longer. If the selected reference clock frequency is the same as the stream bit rate, the granularity of the delay is 1/2 bit. In this case, the least significant bit of the ISPD register is not used; the remaining 4 bits select the total delay in 1/2 bit increments, to a maximum of 7 1/2 bits. Also, the 0 bit delay reference point changes from the 3/4 bit position to the 1/2 bit position.
5.2
Fractional Bit Advancement on Output
See Section 12.3, Group Control Registers, for programming details. This feature is used to advance the output data with respect to the output frame boundary. Each group has its own bit advancement value which can be programmed in the Group Control Registers 0 - 31 (GCR0 - 31). By default all output streams have zero bit advancement such that bit 7 is the first bit that appears after the output frame boundary (assuming ST-BUS formatting). The output advancement is enabled by the Output Stream Bit Advancement (bits 21 - 20) of the Group Control Registers 0 - 31 (GCR0 - 31), as described in Section 12.3. The output delay can vary from 0 to 22.8 ns with a 7.6 ns increment. The exception to this is when the device is programmed at 65 Mbps, in which case the increment is 3.8 ns with a total advancement of 11.4 ns.
17
Zarlink Semiconductor Inc.
ZL50074
Data Sheet
Nominal 8 MHz Clock
Nominal 16 MHz Clock
Nominal 32/65 MHz Clock
Nominal Output Bit Timing
OSBA = 00 7.6 ns (~3.8 ns at 65 Mbps)
Level 1 Advance
OSBA = 01 15.2 ns (~7.6 ns at 65 Mbps)
Level 2 Advance
OSBA = 10 22.8 ns (~11.4 ns at 65 Mbps)
Level 3 Advance
OSBA = 11
Figure 3 - Output Bit Advancement Timing This programming feature is provided to assist in designs where per stream routing delays are significant and different. The OSBA bits in the Group Control Registers are used to set the bit-advancement for each of the corresponding serial output stream groups. Figure 3 illustrates the effect of the OSBA settings on the output timing. There are limitations when the ZL50074 is programmed to use CKi2 - 0 as the output stream clock source: * * If the selected reference clock frequency is 65 MHz or 32 MHz, the granularity of the advancement is reduced to 1/2 the clock period. If the selected reference clock frequency is 16 MHz or 8 MHz, bit advancement is not available and the output streams are driven at the nominal times.
6.0
Message Mode
In Message Mode (MSG), microprocessor data can be broadcast to the output data streams on a per-channel basis. This feature is useful for transferring control and status information to external circuits or other TDM devices. For a given output channel, when the corresponding Per Channel Function (bits 31 - 29) in the Connection Memory are set to Message Mode (010), the Connection Memory's lowest data byte (bits 7 - 0) is output in the timeslot. Refer to Section 12.1.1, Connection Memory Bit Functions, for programming details.
18
Zarlink Semiconductor Inc.
ZL50074
Data Sheet
To increase programming bandwidth, the ZL50074 has separate addressable 32 bit memory locations, called Connection Memory Least Significant Bytes (LSB), which provide direct access to the Connection Memories' Lowest data bytes (bits 7 - 0). Up to four consecutive message mode channels can be set with one Connection Memory LSB access. Refer to Section 12.1.2, Connection Memory LSB, for programming details.
6.1
Data Memory Read
All TDM input channels can be read via the microprocessor port. This feature is useful for receiving control and status information from external circuits or other TDM devices. Each 32 bit Data Memory access enables up to four consecutive input channels to be monitored. The Data Memory field is read only; any attempt to write to this address range will result in a bus error condition signalled back to the host processor. Refer to Section 12.2, Data Memory, for programming details. The latency of data reads is up to 3 frames, depending on when the input timeslots are sampled.
6.2
Connection Memory Block Programming
See Section 12.6, Block Init Register, and Section 12.7, Block Init Enable Register, for programming details. This feature allows for fast initialization of the connection memory after power up. When the block programming mode is enabled, the contents of Block Init Register are written to all Connection Memory Bits. This operation completes in one 125 s frame. During Connection Memory initialization, all TDM output streams are set to high impedance.
7.0
Data Delay Through the Switching Paths
See Section 12.1.1, Connection Memory Bit Functions, for programming details. The switching of information from the input serial streams to the output serial streams results in a throughput delay. The device can be programmed to perform timeslot interchange functions with different throughput delay capabilities on a per-channel basis. For voice applications, select variable throughput delay to ensure minimum delay between input and output data. In wideband data application, select constant delay to maintain the frame integrity of the information through the switch. The delay through the device varies according to the type of throughput delay selected by programming the Per Channel Function (bits 31 - 29) in the Connection Memories. When these bits are set to 011, the channel is in variable delay mode. When they are set to 100, the channel is in constant delay mode.
7.1
Constant Delay Mode
In this mode the frame integrity is maintained in all switching configurations. The delay though the switch is 2 frames - Input Channel + Output Channel. This can result in a minimum delay of 1 frame + 1 channel if the last channel of a stream is switched to the first channel of a stream. The maximum delay is 1 channel short of 3 frames delay. This occurs when the first channel of a stream is switched to the last channel of a stream. The data throughput delay is expressed as a function of ST-BUS/GCI-Bus frames, input channel number (n) and output channel number (m). The data throughput delay (T) is: T = 2 frames + (n - m)
19
Zarlink Semiconductor Inc.
ZL50074
Data Sheet
N-2
N-1 CH0 CH1 CH2 CH3
N-2
N-1 CH0 CH1 CH2 CH3
N-2
N-1 CH0 CH1 CH2 CH3
N-2
N-1 CH0 CH1 CH2 CH3
N-2
N-1 CH0 CH1 CH2 CH3
N-2
N-1 CH0 CH1 CH2 CH3
N-2
N-1 CH0 CH1 CH2 CH3
N-2
N-1 CH0 CH1 CH2 CH3
N-2
N-1 CH0 CH1 CH2 CH3
N-2 N-1 CH0 CH1 CH2 CH3 N = Last Channel
N-2 N-1 CH0 CH1 CH2 CH3
N-2 N-1 CH0 CH1 CH2 CH3
Figure 4 - Data Throughput Delay for Constant Delay
7.2
Variable Delay Mode
Variable delay mode causes the output channel to be transmitted as soon as possible. This is a useful mode for voice applications where the minimum throughput delay is more important than data integrity. The delay through the switch is minimum 3 channels and maximum 1 frame + 2 channels.
N-2 N-1 CH0 CH1 CH2 CH3 CH4 CH5 CH6 CH7 CH8 CH9
N-2 N-1 CH0 CH1 CH2 CH3
N-2 N-1 CH0 CH1 CH2 CH3 CH4 CH5 CH6 CH7 CH8 CH9
N-2 N-1 CH0 CH1 CH2 CH3
N-2 N-1 CH0 CH1 CH2 CH3 CH4 CH5 CH6 CH7 CH8 CH9
N-2 N-1 CH0 CH1 CH2 CH3
N-2 N-1 CH0 CH1 CH2 CH3 CH4 CH5 CH6 CH7 CH8 CH9
N-2 N-1 CH0 CH1 CH2 CH3
Figure 5 - Data Throughput Delay for Variable Delay
20
Zarlink Semiconductor Inc.
ZL50074
8.0 Microprocessor Port
Data Sheet
The ZL50074 has a generic microprocessor port that provides access to the internal Data Memory (read access only), Connection Memory and Control Registers. The port size can be configured to be either 32 bit or 16 bit, controlled by the D16B pin. The port works with either Motorola or Intel type microprocessor buses, selected by the IM pin.
8.1
Addressing
The Data Memory, Connection Memory and Control Registers are assigned 32 bit fields in the ZL50074 memory space. The Address Bus, A18 - 0, controls access to each 32 bit location. Byte addressing is also provided to give the user programming flexibility, if access to less than 32 bits is required. Each 32 bit memory or register location spans four consecutive addresses. Example: * The 32 bit Group Control Register for TDM Group 0 is located at address range 40200 - 40203 Hex
The Least Significant address identifies the Most Significant Byte (MSB) in the 32 bit field, as illustrated in Table 4. Address (Hex) 40200 40201 40202 40203 Memory/Register Bits Bits 31:24 (MSB) Bits 23:16 Bits 15:8 Bits 7:0 (LSB)
Table 4 - Example of Address and Byte Significance
8.2
32 Bit Bus Operation
In 32 bit mode (D16B = 0), all 32 bits of the Data Bus, D31 - 0, may be used for write and read transfers. D31 on the bus maps to Bit 31 of the internal memory or register, D30 maps to Bit 30, etc. The least significant address bits, A1 - 0, and the Data Transfer Size inputs, SIZ0 - 1, identify which bytes are being accessed. In Motorola Bus mode (IM = 0), A1 - 0 identify the first byte in the 32 bit field to be transferred, as shown in Table 5. The SIZ0 - 1 inputs indicate the access transfer size, as shown in Table 6. A1 0 0 1 1 A0 0 1 0 1 Byte Addressed Bit 31:24 Bit 23:16 Bit 15:8 Bit 7:0
Table 5 - 32 Bit Motorola Mode Byte Addressing
21
Zarlink Semiconductor Inc.
ZL50074
Data Sheet
For example, to transfer all 32 bits in a single access: A1 = 0. A0 = 0, SIZ1 = 0, SIZ0 = 0. To transfer D15 - 8 only: A1 = 1, A0 = 0, SIZ1 = 0, SIZ0 = 1. SIZ1 0 0 1 1 SIZ0 0 1 0 1 Access Transfer Size 4 bytes 1 Byte 2 Bytes 3 Bytes
Table 6 - 32 Bit Motorola Mode Access Transfer Size In Intel Bus Mode (IM = 1), A1 - 0, and SIZ1 - 0 form active low byte enable signals, consistent with BE3 - 0 available on the Intel i960 processor, as shown in Table 7. Pin A1 A0 SIZ1 SIZ0 Equivalent i960 Signal BE3 BE2 BE1 BE0 Byte Addressed Bit 31:24 Bit 23:16 Bit 15:8 Bit 7:0
Table 7 - 32 Bit Intel Mode Bus Enable Signals Byte addressing applies only to write accesses. On read cycles, all 32 bits are output on every access.
22
Zarlink Semiconductor Inc.
ZL50074
8.3 16 Bit Bus Operation
Data Sheet
In 16 bit mode (D16B = 1), D15 - 0 are used for data transfers to/from the ZL50074. D31 - 16 are unused and must be connected to a defined logic level. D15 on the bus maps to Bit 31 and Bit 15 of the internal 32 bit memory or register, D14 maps to Bit 30 and Bit 14, etc. In 16 bit mode, the least significant address bit, A0, is not used, and must be connected to defined logic level. In this case, address bit A1 and the Data Transfer Size inputs, SIZ1 - 0, identify which bytes are being accessed. In Motorola Bus Mode (IM = 0), SIZ1 - 0 form active low data strobe signals, consistent with UDS and LDS available on the MC68000 and MC68302 processors, as shown in Table 8. In Intel Bus Mode (IM = 1), SIZ1 - 0 form active low byte enable signals, consistent with BE1 and BE0 available on the Intel i960 processor, as shown in Table 8. Motorola Mode MC68000, MC68302 Equivalent Function IM = 0 UDS LDS Intel Mode i960 Equivalent Function IM = 1 BE1 BE0 Table 8 - Byte Enable Signals In both Intel and Motorola modes, the A1 address input is used to identify the word alignment in internal memory. A1 = 0 A1 = 1 Bits 31:16 Bits 15:0
Pin Name
Data Bus Bytes Enabled
SIZ1 SIZ0
D15-8 D7-0
16-bit word alignment are shown in Table 9. An example of byte addressing is given in Table 10. Microprocessor 16 Bit Data Bus D15 - 8 D7 - 0 D15 - 0 Internal 32-Bit Memory or Register Bits 31:24 Bits 15:8 Bits 23:16 Bits 7:0 Bits 31:16 Bits 15:0 No access
SIZ1 0 0 1 1 0 0 1
SIZ0 1 1 0 0 0 0 1
A1 0 1 0 1 0 1 X
1
Table 9 - 16 Bit Mode Word Alignment
1. X - Don't Care
23
Zarlink Semiconductor Inc.
ZL50074
Address (Hex) 40200 or 40201 40282 or 40283 40286 or 40287 40284 or 40285 Register Description Group Control Register (Group 0) Input Clock Control Register Output Clock Control Register Output Clock Control Register Register Byte Bits 23:16 Bits 15:8 Bits 15:0 Bits 31:16 A18 - 0 (binary) 100 0000 0010 0000 000X 100 0000 0010 1000 001X 100 0000 0010 1000 011X 100 0000 0010 1000 010X SIZ1 1 0 0 0 SIZ0 0 1 0 0
Data Sheet
Comments 8 bit transfer 8 bit transfer 16 bit transfer 16 bit transfer
Table 10 - 16 Bit Mode Example Byte Address
Don't Care. A0 is not used
8.4 8.4.1
Bus Operation Read Cycle
The operation of a read cycle is illustrated in Figure 6. * * * * The microprocessor asserts the R/W control signal high, to signal a read cycle. It also drives the address A, transfer size, SIZ1 - 0, and chip select logic drives the CS signal active low to select the ZL50074. The microprocessor then drives the DS signal active low, to signal the start of the bus cycle. The DS signal is held low for the duration of the bus cycle. WAIT is asserted active low The ZL50074 accesses the requested memory or register location(s), and places the requested data onto the data bus, D31 - 0 (D15 - 0 in 16 bit Mode). All data bus pins are driven, whether or not they are being used for the specific data transfer. Unused pins will present unknown data. If the address is to an unused area of the memory space, unknown data is presented on the data bus. The ZL50074 then de-asserts WAIT, and asserts either DTA or BERR, depending on the validity of the data transfer When the microprocessor observes the active low state of the DTA or the BERR signal or the low to high transition of the WAIT signal, it terminates the bus cycle by driving the DS pin inactive high When the ZL50074 sees the DS signal go inactive high, it removes the assertions on the DTA or BERR signals by driving them inactive high When the ZL50074 sees the CS signal go inactive high, it tri-states the data bus, D31 - 0 (D15 - 0 in 16 bit Mode) and the DTA, BERR and WAIT signals. However, if CS goes inactive high before DS goes inactive high, the DTA, BERR and WAIT signals are driven inactive high before they are tri-stated. In Intel mode, DTA is always driven to signal the end of a bus cycle, regardless of BERR
* * * *
*
24
Zarlink Semiconductor Inc.
ZL50074
Address A, SIZ1 - 0
Data Sheet
CS
R/W DS
Hi-Z
Data DTA BERR WAIT
Hi-Z
Hi-Z
Hi-Z
The cycle termination signals WAIT & DTA are provided for all bus configurations.
Figure 6 - Read Cycle Operation
8.4.2
Write Cycle
The operation of the write cycle is illustrated in Figure 7. * * The microprocessor asserts the R/W control signal low, to signal a write cycle. It also drives the address A, data transfer size, SIZ1 - 0, and chip select logic drives the CS signal active low to select the ZL50074 The microprocessor then drives the data bus, D31 - 0 (D15 - 0 in 16 bit Mode) with the data to be written, and then drives the DS signal active low, to signal the start of the bus cycle. The DS signal is held low for the duration of the bus cycle WAIT is asserted active low The ZL50074 transfers the data presented on the data bus pins into the indicated memory or register location(s). If the address is to an unused area of the memory space, or to the data memory, no data is transferred. The microprocessor port cannot write to the Data Memory. The ZL50074 then de-asserts WAIT, and asserts either DTA or BERR, depending on the validity of the data transfer When the microprocessor observes the active low state of the DTA or the BERR signal or the low-to-high transition of the WAIT signal, it terminates the bus cycle by driving the DS pin inactive high When the ZL50074 sees the DS signal go inactive high, it removes the assertions on the DTA or BERR signals by driving them inactive high When the ZL50074 sees the CS signal go inactive high, it tri-states the DTA, BERR and WAIT signals. However, if CS goes inactive high before DS goes inactive high, the DTA, BERR and WAIT signals are driven inactive high before they are tri-stated. In Intel mode, DTA is always driven to signal the end of a bus cycle, regardless of BERR
* *
* * * *
*
25
Zarlink Semiconductor Inc.
ZL50074
Address SIZ1 - 0 CS
Data Sheet
R/W
DS
Data DTA BERR WAIT Hi-Z Hi-Z Hi-Z
The cycle termination signals WAIT & DTA are provided for all bus configurations.
Figure 7 - Write Cycle Operation
9.0
9.1
Power-up and Initialization of the ZL50074
Device Reset and Initialization
The PWR pin is used to reset the ZL50074. When this pin is low, the following functions are performed: * * * * Asynchronously puts the microprocessor port in a reset state Tristates all of the output streams (SToA0 - 31, SToB0 - 31, SToC0 - 31, SToD0 - 31) Preloads all of the registers with their default values (refer to the individual registers for default values) Clears all internal counters
9.2
Power Supply Sequencing
The ZL50074 has two separate power supplies: VDD_IO (3.3 V) and VDD_CORE (1.8 V). The recommended power-up sequence is for VDD_IO to be applied first, followed by the VDD_CORE supply. VDD_CORE should not lead VDD_IO supply by more than 0.3 V. Both supplies may be powered-down simultaneously.
9.3
Initialization
Upon power up, the ZL50074 should be initialized as follows: * * * * * Assert PWR to low immediately after power is applied Set the TRST pin low to disable the JTAG TAP controller Deassert the PWR pin. Apply the Master Clock Input (CKi0) and Master Frame Pulse Input (FPi0) to the values defined by the CK_SEL1 - 0 pins Set the ODE pin low to disable the output streams
26
Zarlink Semiconductor Inc.
ZL50074
Data Sheet
Note: After the PWR reset is removed, and on the application of a suitable master clock input, it takes approximately 1ms for the internal initialization to complete * * * Automatic block initialization of the Connection Memory to all zeros occurs, without microprocessor intervention All Group Control Registers are preset to 000C000CH, corresponding to no link inversions, no fractional output bit advancements, internal clock source, and no input sample point delays The Input Clock Control Register is preset to 0DBH, corresponding to: * * All clock inputs set to negative logic sense All frame pulse inputs set to negative logic sense All input frame pulses set to ST-BUS timing All clock outputs set to negative logic sense All frame pulse outputs set to negative logic sense All output frame pulses set to ST-BUS timing All output clock source selections to internal Clock outputs, CKo0 - 3 are preset to rates of 65 MHz, 32 MHz, 16 MHz and 8 MHz, respectively
The Output Clock Control Register is pre-set to 060D1C3CH, corresponding to:
Global Rate Control Register is set to 00, corresponding to a bit rate of 8 Mbps
Note: If the master clock input, CKi0, is not available, the microprocessor port will assert BERR on all accesses and read cycles.
10.0
IEEE 1149.1 Test Access Port
The JTAG test port is implemented to meet the mandatory requirements of the IEEE 1149.1 (JTAG) standard. The operation of the boundary-scan circuity is controlled by an external Test Access Port (TAP) Controller. The ZL50074 uses the public instructions defined in IEEE 1149.1, with the provision of a 16-bit Instruction Register, and three scannable Test Data Registers: Boundary Scan Register, Bypass Register and Device Identification Register.
10.1
Test Access Port (TAP)
The Test Access Port (TAP) accesses the ZL50074 test functions. The interface consists of 4 input and 1 output signal. as follows: * Test Clock (TCK) - TCK provides the clock for the test logic. The TCK does not interfere with any on-chip clock and thus remains independent in the functional mode. The TCK permits shifting of test data into or out of the Boundary-Scan register cells concurrently with the operation of the device and without interfering with the on-chip logic. Test Mode Select (TMS) - The TAP Controller uses the logic signals received at the TMS input to control test operations. The TMS signals are sampled at the rising edge of the TCK pulse. This pin is internally pulled to VDD_IO when it is not driven from an external source. Test Data Input (TDi) - Serial input data applied to this port is fed either into the instruction register or into a test data register, depending on the sequence previously applied to the TMS input. Both registers are described in a subsequent section. The received input data is sampled at the rising edge of TCK pulses. This pin is internally pulled to VDD_IO when it is not driven from an external source.
*
*
27
Zarlink Semiconductor Inc.
ZL50074
*
Data Sheet
Test Data Output (TDo) - Depending on the sequence previously applied to the TMS input, the contents of either the instruction register or data register are serially shifted out towards the TDo. The data out of the TDo is clocked on the falling edge of the TCK pulses. When no data is shifted through the boundary scan cells, the TDo driver is set to a high impedance state. Test Reset (TRST) - Resets the JTAG scan structure. This pin is internally pulled to VDD_IO when it is not driven from an external source. When JTAG is not in use, this pin must be tied low for normal operation.
*
The TAP signals are only applied when the ZL50074 is required to be in test mode. When in normal, non-test mode, TRST must be connected low to disable the test logic. The remaining test pins may be left unconnected.
10.2
Instruction Register
The ZL50074 uses the public instructions defined in the IEEE 1149.1 standard. The JTAG interface contains a 16-bit instruction register. Instructions are serially loaded into the instruction register from the TDi when the TAP controller is in its shifted-OR state. These instructions are subsequently decoded to achieve two basic functions: to select the test data register that may operate while the instruction is current and to define the serial test data register path that is used to shift data between TDi and TDo during register scanning.
10.3
Test Data Register
As specified in the IEEE 1149.1 standard, the ZL50074 JTAG Interface contains three test data registers: * * * The Boundary-Scan Register - The Boundary-Scan register consists of a series of Boundary-Scan cells arranged to form a scan path around the boundary of the ZL50074 core logic The Bypass Register - The Bypass register is a single stage shift register that provides a one-bit path from TDi to TDo The Device Identification Register - The JTAG device ID for the ZL50074 is C39A14BH Version Part Number Manufacturer ID LSB <31:28> <27:12> <11:1> <0> 0000 1100 0011 1001 1010 0001 0100 101 1
10.4
Boundary Scan Description Language (BSDL)
A Boundary Scan Description Language (BSDL) file is available from Zarlink Semiconductor to aid in the use of the IEEE 1149.1 test interface.
28
Zarlink Semiconductor Inc.
ZL50074
11.0 Memory Map of ZL50074
Data Sheet
The memory map for the ZL50074 is given in Table 11. Address (Hex) 00000 - 1FFFF 20000 - 27FFF 28000 - 2FFFF 30000 - 401FF 40200 - 4027F 40280 - 40283 40284 - 40287 40288 - 4028B 4028C - 4028F 40290 - 40293 40294 - 7FFFF Connection Memory Connection Memory LSB Data Memory: Read only; Bus error on write (BERR) Invalid Address. Access causes Bus error (BERR) Group Control Registers Input Clock Control Register Output Clock Control Register Block Init Register Block Init Enable Global Rate Control Register Invalid Address. Access causes Bus error (BERR) Description
Table 11 - Memory Map
12.0
Detailed Memory and Register Descriptions
This section describes all the memories and registers that are used in this device.
12.1
Connection Memory
Address range 00000 - 1FFFF hex. On power-up, all Connection Memory locations are initialized automatically to 00000000H, using the Block Initialization feature, as described in Section 12.6 and Section 12.7. The 32 bit Connection Memory has 32,768 locations. Each 32 bit long-word is used to program the desired source data and any other per-channel characteristics of one output time-slot. The memory map for the Connection Memory is sub-divided into 32 blocks, each corresponding to one of the possible 32 output stream group numbers. The address ranges for these blocks are illustrated in Table 12.
29
Zarlink Semiconductor Inc.
ZL50074
Output Group 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Start Address (Hex) 000000 001000 002000 003000 004000 005000 006000 007000 008000 009000 00A000 00B000 00C000 00D000 00E000 00F000 Address Range (Hex) 000000 - 000FFF 001000 - 001FFF 002000 - 002FFF 003000 - 003FFF 004000 - 004FFF 005000 - 005FFF 006000 - 006FFF 007000 - 007FFF 008000 - 008FFF 009000 - 009FFF 00A000 - 00AFFF 00B000 - 00BFFF 00C000 - 00CFFF 00D000 - 00DFFF 00E000 - 00EFFF 00F000 - 00FFFF Output Group 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Start Address (Hex) 010000 011000 012000 013000 014000 015000 016000 017000 018000 019000 01A000 01B000 01C000 01D000 01E000 01F000
Data Sheet
Address Range (Hex) 010000 - 010FFF 011000 - 011FFF 012000 - 012FFF 013000 - 013FFF 014000 - 014FFF 015000 - 015FFF 016000 - 016FFF 017000 - 017FFF 018000 - 018FFF 019000 - 019FFF 01A000 - 01AFFF 01B000 - 01BFFF 01C000 - 01CFFF 01D000 - 01DFFF 01E000 - 01EFFF 01F000 - 01FFFF
Table 12 - Connection Memory Group Address Mapping The mapping of each output stream, SToAn, SToBn, SToCn and SToDn, depends on the programmed bit rate in the Global Rate Control Register. The address offset range for each stream is illustrated in Table 13. Device Data Rate 65 Mbps 32 Mbps Timeslot Range 0 - 1023 0 - 511 Output Stream SToAn SToBn, Cn, Dn SToAn SToBn SToCn, Dn 16 Mbps 0 - 255 SToAn SToBn SToCn SToDn 8 Mbps 0 - 127 SToAn SToBn SToCn SToDn N/A BERR Stream Address Offset Range (Hex) 00000 - 00FFF N/A 00000 - 007FF 00800 - 00FFF N/A 00000 - 003FF 00400 - 007FF 00800 - 00BFF 00C00 - 00FFF 00000 - 001FF 00200 - 003FF 00400 - 005FF 00600 - 007FF 00800 - 00FFF
Table 13 - Connection Memory Stream Address Offset at Various Output Rates
30
Zarlink Semiconductor Inc.
ZL50074
Data Sheet
The address range for a particular stream is given by adding the group start address, as indicated in Table 12, to the appropriate stream offset range, as indicated in Table 13. For example, the Connection Memory address range for SToB12 operating at 32 Mbps is 00C800-00CFFF; the Connection Memory address range for SToC4 operating at 8 Mbps is 004400-0045FF. Each output channel timeslot occupies a range of 4 addresses in the Connection Memories. The timeslot address offset is illustrated in Table 14. It shows the maximum number of timeslots that a stream can have, but the actual number of timeslots available depends on the output data rates, as illustrated in Table 1 and Table 13. Timeslot SToAn 0 1 2 126 127 128 129 254 255 256 257 510 511 512 513 1021 1022 1023 SToBn 0 1 2 126 127 128 129 254 255 256 257 510 511 SToCn 0 1 2 126 127 128 129 254 255 SToDn 0 1 2 126 127 128 129 254 255 Address Offset hex 000 004 008 1F8 1FC 200 204 3F8 3FC 400 404 7F8 7FC 800 804 FF4 FF8 FFC
Table 14 - Connection Memory Timeslot Address Offset Range
31
Zarlink Semiconductor Inc.
ZL50074
12.1.1 Connection Memory Bit Functions
Data Sheet
The bit functions of the connection memory are illustrated in Table 15.
External Read/Write Address: 000000H Reset Value: 0000H 31
PCF 2
30
PCF 1
29
PCF 0
28
0
27
0
26
0
25
0
24
0
23
0
22
0
21
0
20
0
19
0
18
0
17
0
16
0
15
0
14
GP 4
13
GP 3
12
GP 2
11
GP 1
10
GP 0
9
STCH 9
8
STCH 8
7
STCH 7
6
STCH 6
5
STCH 5
4
STCH 4
3
STCH 3
2
STCH 2
1
STCH 1
0
STCH 0
Bit 31 - 29
Name PCF2 - 0 Per Channel Function PCF2 - 0 000 001 010 011 100 101 110 111 Function OT FH MSG VAR CD RESERVED OT OT
Description
Description Output is tri-stated Output drives high always Output is in message mode Variable delay connection mode Constant delay connection mode Reserved. Do not use. Output is tri-stated Output is tri-stated
28 - 15 14 - 10 9-0
Unused GP4 - 0 STCH 9-0
Reserved. In normal functional mode, these bits MUST be set to zero. Source Group Selection. These bits define the input/source group number (31 - 0). Source Stream and Channel Selection / Message Mode Data In connection mode (constant/variable delay), these bits define the input/source stream and channel number, depending on the data rate. For 65.536 Mbps, bits 9 - 0 select the input channel (0 - 1023). For 32.768 Mbps, bits 9 - 1 select the input channel (0 - 511). Bit 0 selects stream STiA (0) or STiB (1) For 16.869 Mbps, bits 9 - 2 select the input channel (0 - 255). Bits 1 - 0 select stream STiA (00), STiB (01), STiC (10), or STiD (11) For 8.192 Mbps, bits 9 - 3 select the input channel (0 - 127). Bit 2 MUST be set to 0. Bits 1 - 0 select stream STiA (00), STiB (01), STiC (10), or STiD (11). In message mode, bits 7 - 0 define the output data. The data is output sequentially with bit 7 being output first. Bits 9 - 8 are not used. Table 15 - Connection Memory Bits (CMB)
32
Zarlink Semiconductor Inc.
ZL50074
12.1.2 Connection Memory LSB
Data Sheet
The Connection Memory Least Significant Byte field is provided to give a convenient alternative way to modify the output data for a stream in message mode. In this memory address range, all of the connection memory least significant bytes (bits 7 - 0) are available for read/write in consecutive address locations. This feature is provided for programming convenience. It can allow higher programming bandwidth on message mode streams. For example, one longword access to this memory space can read or set the message bytes in four consecutive connection memory locations. Access to this memory space is big-endian, with the most significant bytes on the data bus accessing the lower address of the connection memory. For example, for 32-bit data bus, to access the Connection Memory LSB associated with channels 3 - 0 on a particular stream, the data bus D31 - 24 carry data for channel 0, D23 - 16 carry data for channel 1, D15 - 8 carry data for channel 2, and D7 - 0 carry data for channel 3. Addressing into each of the streams is illustrated in Table 16.
Output Group 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
Start Address (Hex) 020000 020400 020800 020C00 021000 021400 021800 021C00 022000 022400 022800 022C00 023000 023400 023800 023C00
Address Range (Hex) 020000 - 0203FF 020400 - 0207FF 020800 - 020BFF 020C00 - 020FFF 021000 - 0213FF 021400 - 0217FF 021800 - 021BFF 021C00 - 021FFF 022000 - 0223FF 022400 - 0227FF 022800 - 022BFF 022C00 - 022FFF 023000 - 0233FF 023400 - 0237FF 023800 - 023BFF 023C00 - 023FFF
Output Group 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
Start Address (Hex) 024000 024400 024800 024C00 025000 025400 025800 025C00 026000 026400 026800 026C00 027000 027400 027800 027C00
Address Range (Hex) 024000 - 0243FF 024400 - 0247FF 024800 - 024BFF 024C00 - 024FFF 025000 - 0253FF 025400 - 0257FF 025800 - 025BFF 025C00 - 025FFF 026000 - 0263FF 026400 - 0267FF 026800 - 026BFF 026C00 - 026FFF 027000 - 0273FF 027400 - 0277FF 027800 - 027BFF 027C00 - 027FFF
Table 16 - Connection Memory LSB Group Address Mapping
33
Zarlink Semiconductor Inc.
ZL50074
Device Data Rate 65 Mbps 32 Mbps Timeslot Range 0 - 1023 0 - 511 Output Stream SToAn SToBn, Cn, Dn SToAn SToBn SToCn, Dn 16 Mbps 0 - 255 SToAn SToBn SToCn SToDn 8 Mbps 0 - 127 SToAn SToBn SToCn SToDn N/A BERR
Data Sheet
Stream Address Offset Range (Hex) 00000 - 003FF N/A 00000 - 001FF 00200 - 003FF N/A 00000 - 000FF 00100 - 001FF 00200 - 002FF 00300 - 003FF 00000 - 0007F 00080 - 000FF 00100 - 0017F 00180 - 001FF 00200 - 003FF
Table 17 - Connection Memory LSB Stream Address Offset at Various Output Rates Within each stream group, the mapping of each of the actual output streams, SToAn, SToBn, SToCn and SToDn, depends on the device data rate programmed into the Global Rate Control Register. The address offsets to these control areas for each of the output streams are illustrated in Table 17.
12.2
Data Memory
The data memory field is a read only address range used to monitor the data being received by the input streams. Addressing into each of the streams is illustrated in Table 18. Start Address (Hex) 028000 028400 028800 028C00 029000 029400 029800 029C00 02A000 02A400 02A800 02AC00 Start Address (Hex) 02C000 02C400 02C800 02CC00 02D000 02D400 02D800 02DC00 02E000 02E400 02E800 02EC00
Input Group 0 1 2 3 4 5 6 7 8 9 10 11
Address Range (Hex) 028000 - 0283FF 028400 - 0287FF 028800 - 028BFF 028C00 - 028FFF 029000 - 0293FF 029400 - 0297FF 029800 - 029BFF 029C00 - 029FFF 02A000 - 02A3FF 02A400 - 02A7FF 02A800 - 02ABFF 02AC00 - 02AFFF
Input Group 16 17 18 19 20 21 22 23 24 25 26 27
Address Range (Hex) 02C000 - 02C3FF 02C400 - 02C7FF 02C800 - 02CBFF 02CC00 - 02CFFF 02D000 - 02D3FF 02D400 - 02D7FF 02D800 - 02DBFF 02DC00 - 02DFFF 02E000 - 02E3FF 02E400 - 02E7FF 02E800 - 02EBFF 02EC00 - 02EFFF
Table 18 - Data Memory Group Address Mapping
34
Zarlink Semiconductor Inc.
ZL50074
Input Group 12 13 14 15 Start Address (Hex) 02B000 02B400 02B800 02BC00 Address Range (Hex) 02B000 - 02B3FF 02B400 - 02B7FF 02B800 - 02BBFF 02BC00 - 02BFFF Input Group 28 29 30 31 Start Address (Hex) 02F000 02F400 02F800 02FC00
Data Sheet
Address Range (Hex) 02F000 - 02F3FF 02F400 - 02F7FF 02F800 - 02FBFF 02FC00 - 02FFFF
Table 18 - Data Memory Group Address Mapping (continued) Within each stream group, the mapping of each of the actual input streams, STiAn, STiBn, STiCn and STiDn, depends on the device data rate programmed into the Global Rate Control Register. The address offsets to these data areas for each of the input streams are illustrated in Table 19. Device Data Rate 65 Mbps 32 Mbps Time-slot Range 0 - 1023 0 - 511 Output Streams STiAn STiBn, Cn, Dn STiAn STiBn STiCn, Dn 16 Mbps 0 - 255 STiAn STiBn STiCn STiDn 8 Mbps 0 - 127 STiAn STiBn STiCn STiDn N/A BERR Address Offset Range (Hex) 00000 - 003FF N/A 00000 - 001FF 00200 - 003FF N/A 00000 - 000FF 00100 - 001FF 00200 - 002FF 00300 - 003FF 00000 - 0007F 00080 - 000FF 00100 - 0017F 00180 - 001FF 00200 - 003FF
Table 19 - Data Memory Stream Address Offset at Various Output Rates The address ranges for the data memory portion corresponding to each of the actual input streams, STiAn, STiBn, STiCn and STiDn, for any particular input group number is calculated by adding the Start Address for the particular group, as indicated in Table 18, to the appropriate Address Offset Range, as indicated in Table 19. The time-slots map linearly into the appropriate address offset range. (i.e., timeslots 0, 1, 2, ... map into addresses 00000, 00001, 00002, ...) The entire data memory is a read only structure. Any write attempts will result in a bus error. BERR is driven active low to terminate the bus cycle.
35
Zarlink Semiconductor Inc.
ZL50074
12.3 Group Control Registers
Data Sheet
The ZL50074 addresses the issues of a simple programming model and automatic stream configuration by defining a basic switching bit rate of 65.536 Mbps and by grouping the I/O streams. Each TDM I/O group contains 4 input and 4 output streams. The 4 input streams in the same group have identical input characteristics, and similarly, the 4 output streams in the same group have identical output characteristics. However, input and output streams in the same group can have different input and output operation characteristics. The Group Control Registers are provided for setting the operating characteristics of the TDM input and output streams. All of the Group Control Registers are mapped long-word aligned on 32 bit boundaries in the memory space. Each of the 32 registers is used to control one group. The mapping of the Group Control Registers to the I/O group numbers is illustrated in Table 20. The bit functions of each of the Group Control Registers are illustrated in Table 21. TDM Group 0 1 2 3 : : 29 30 31 Group Control Register Address (Hex) 40200-40203 40204-40207 40208-4020B 4020C-4020F : : 40274-40277 40278-4027B 4027C-4027F
Table 20 - Group Control Register Addressing
External Read/Write Address: 40200H - 4027FH Reset Value: 000C000CH 31
0
30
0
29
0
28
0
27
0
26
0
25
0
24
0
23
0
22
OSI
21
OSBA 1
20
OSBA 0
19
1
18
1
17
OSSRC 1
16
OSSRC 0
15
0
14
0
13
0
12
0
11
0
10
0
9
ISI
8
ISPD 4
7
ISPD 3
6
ISPD 2
5
ISPD 1
4
ISPD 0
3
1
2
1
1
ISSRC 1
0
ISSRC 0
Bit 31 - 23 22
Name Unused OSI
Description Reserved. In normal functional mode, these bits MUST be set to zero. Output Stream Inversion For normal operation, this bit is set low. To invert the output stream, set this bit high. Table 21 - Group Control Register
36
Zarlink Semiconductor Inc.
ZL50074
External Read/Write Address: 40200H - 4027FH Reset Value: 000C000CH 31
0
Data Sheet
30
0
29
0
28
0
27
0
26
0
25
0
24
0
23
0
22
OSI
21
OSBA 1
20
OSBA 0
19
1
18
1
17
OSSRC 1
16
OSSRC 0
15
0
14
0
13
0
12
0
11
0
10
0
9
ISI
8
ISPD 4
7
ISPD 3
6
ISPD 2
5
ISPD 1
4
ISPD 0
3
1
2
1
1
ISSRC 1
0
ISSRC 0
Bit 21 - 20
Name OSBA1 - 0 Output Stream Bit Advancement OSBA1 - 0 00 01 10 11
Description
Non-65 Mbps 0 ns 7.6 ns 15.2 ns 22.8 ns
65 Mbps 0 ns 3.8 ns 7.6 ns 11.4 ns
19 - 18 17 - 16
Unused OSSRC1 - 0
Reserved. In normal functional mode, these bits MUST be set to 11. Output Stream Clock Source Select OSSRC1 - 0 00 01 10 11 Output Timing Source Internal System Clock CKi0 and FPi0 CKi1 and FPi1 CKi2 and FPi2
15 - 10 9
Unused ISI
Reserved. In normal functional mode, these bits MUST be set to zero. Input Stream Inversion For normal operation, this bit is set low. To invert the input stream, set this bit high. Input Sampling Point Delay Default Sampling Point is 3/4. Adjust according to Figure 2 on page 17. Reserved. In normal functional mode, these bits MUST be set to 11. Table 21 - Group Control Register (continued)
8-4 3-2
ISPD4 - 0 Unused
37
Zarlink Semiconductor Inc.
ZL50074
External Read/Write Address: 40200H - 4027FH Reset Value: 000C000CH 31
0
Data Sheet
30
0
29
0
28
0
27
0
26
0
25
0
24
0
23
0
22
OSI
21
OSBA 1
20
OSBA 0
19
1
18
1
17
OSSRC 1
16
OSSRC 0
15
0
14
0
13
0
12
0
11
0
10
0
9
ISI
8
ISPD 4
7
ISPD 3
6
ISPD 2
5
ISPD 1
4
ISPD 0
3
1
2
1
1
ISSRC 1
0
ISSRC 0
Bit 1-0
Name ISSRC1 - 0 Input Stream Clock Source Select ISSRC1 - 0 00 01 10 11
Description
Input Timing Source Internal System Clock CKi0 and FPi0 CKi1 and FPi1 CKi2 and FPi2
Table 21 - Group Control Register (continued) The Group Control Register is a static control register. Changes to bit settings may disrupt data flow on the selected port for a maximum of 2 frames.
38
Zarlink Semiconductor Inc.
ZL50074
12.4 Input Clock Control Register
Data Sheet
The Input Clock Control Register is used to select the logic sense of the input clock.
External Read/Write Address: 40280H Reset Value: 0DBH 31
0
30
0
29
0
28
0
27
0
26
0
25
0
24
0
23
0
22
0
21
0
20
0
19
0
18
0
17
0
16
0
15
0
14
0
13
0
12
0
11
0
10
0
9
0
8
GCI SEL2
7
FPI POL2
6
CKI POL2
5
GCI SEL1
4
FPI POL1
3
CKI POL1
2
GCI SEL0
1
FPI POL0
0
CKI POL0
Bit 31 - 9 8
Name Unused GCISEL2
Description Reserved. In normal functional mode, these bits MUST be set to zero. GCI-Bus Selection for FPi2 When this bit is low, FPi2 is set for ST-BUS mode. When this bit is high, FPi2 is set for GCI-Bus mode. Frame Pulse Polarity Selection for FPi2 When this bit is low, FPi2 is set for active high. When this bit is high, FPi2 is set for active low. Clock Polarity Selection for CKi2 When this bit is low, CKi2 is set for the positive clock edge. When this bit is high, CKi2 is set for the negative clock edge. GCI-Bus Selection for FPi1 When this bit is low, FPi1 is set for ST-BUS mode. When this bit is high, FPi1 is set for GCI-Bus mode. Frame Pulse Polarity Selection for FPi1 When this bit is low, FPi1 is set for active high. When this bit is high, FPi1 is set for active low. Clock Polarity Selection for CKi1 When this bit is low, CKi1 is set for the positive clock edge. When this bit is high, CKi1 is set for the negative clock edge. GCI-Bus Selection for FPi0 When this bit is low, FPi0 is set for ST-BUS mode. When this bit is high, FPi0 is set for GCI-Bus mode. Frame Pulse Polarity Selection for FPi0 When this bit is low, FPi0 is set for active high. When this bit is high, FPi0 is set for active low. Clock Polarity Selection for CKi0 When this bit is low, CKi0 is set for the positive clock edge. When this bit is high, CKi0 is set for the negative clock edge. Table 22 - Input Clock Control Register
7
FPIPOL2
6
CKIPOL2
5
GCISEL1
4
FPIPOL1
3
CKIPOL1
2
GCISEL0
1
FPIPOL0
0
CKIPOL0
39
Zarlink Semiconductor Inc.
ZL50074
12.5 Output Clock Control Register
Data Sheet
The Output Clock Control Register is used to select the desired source, frequency, and logic sense of the output clocks. The bit functions of the Output Clock Control Register are illustrated in Table 23.
External Read/Write Address: 40284H Reset Value: 060D1C3CH
31 0 15 CKO2 SRC1 30 0 14 CKO2 SRC0 29 0 13 GCO SEL1 28 0 12 FPO POL1 27 GCO SEL3 11 CKO POL1 26 FPO POL3 10 CKO1 RATE1 25 CKO POL3 9 CKO1 RATE0 24 CKO3 RATE1 8 CKO1 SRC1 23 CKO3 RATE0 7 CKO1 SRC0 22 CKO3 SRC1 6 GCO SEL0 21 CKO3 SRC0 5 FPO POL0 20 GCO SEL2 4 CKO POL0 19 FPO POL2 3 CKO0 RATE1 18 CKO POL2 2 CKO0 RATE0 17 CKO2 RATE1 1 CKO0 SRC1 16 CKO2 RATE0 0 CKO0 SRC0
Bit 31 - 28 27
Name Unused GCO SEL3 FPO POL3 CKO POL3 CKO3 RATE 1-0
Description Reserved. In normal functional mode, these bits MUST be set to zero. GCI-Bus Selection for FPo3 When this bit is low, FPo3 is set for ST-BUS mode. When this bit is high, FPo3 is set for GCI-Bus mode. Frame Pulse Polarity Selection for FPo3 When this bit is low, FPo3 is set for active high. When this bit is high, FPo3 is set for active low. Clock Polarity Selection for CKo3 When this bit is low, CKo3 is set for the positive clock edge. When this bit is high, CKo3 is set for the negative clock edge. Output Clock Rate for CKo3 and FPo3 The output clock rate can not exceed the selected clock source rate. All rates are available when the internal system clock is selected as clock source. CKO3RATE1 - 0 00 01 10 11 CKo3 8.192 MHz 16.384 MHz 32.768 MHz 65.536 MHz FPo3 120 ns 60 ns 30 ns 15 ns
26
25
24 - 23
22 - 21
CKO3 SRC 1-0
Output Clock Source for CKo3 and FPo3 CKO3SRC1 - 0 00 01 10 11 Output Timing Source Internal System Clock CKi0 and FPi0 CKi1 and FPi1 CKi2 and FPi2
Table 23 - Output Clock Control Register
40
Zarlink Semiconductor Inc.
ZL50074
External Read/Write Address: 40284H Reset Value: 060D1C3CH
31 0 15 CKO2 SRC1 30 0 14 CKO2 SRC0 29 0 13 GCO SEL1 28 0 12 FPO POL1 27 GCO SEL3 11 CKO POL1 26 FPO POL3 10 CKO1 RATE1 25 CKO POL3 9 CKO1 RATE0 24 CKO3 RATE1 8 CKO1 SRC1 23 CKO3 RATE0 7 CKO1 SRC0 22 CKO3 SRC1 6 GCO SEL0 21 CKO3 SRC0 5 FPO POL0 20 GCO SEL2 4 CKO POL0 19 FPO POL2 3 CKO0 RATE1 18 CKO POL2 2 CKO0 RATE0
Data Sheet
17 CKO2 RATE1 1 CKO0 SRC1
16 CKO2 RATE0 0 CKO0 SRC0
Bit 20
Name GCO SEL2 FPO POL2 CKO POL2 CKO2 RATE 1-0
Description GCI-Bus Selection for FPo2 When this bit is low, FPo2 is set for ST-BUS mode. When this bit is high, FPo2 is set for GCI-Bus mode. Frame Pulse Polarity Selection for FPo2 When this bit is low, FPo2 is set for active high. When this bit is high, FPo2 is set for active low. Clock Polarity Selection for CKo2 When this bit is low, CKo2 is set for the positive clock edge. When this bit is high, CKo2 is set for the negative clock edge. Output Clock Rate for CKo2 and FPo2 The output clock rate can not exceed the selected clock source rate. All rates are available when the internal system clock is selected as clock source. CKO2RATE1 - 0 00 01 10 11 CKo2 8.192 MHz 16.384 MHz 32.768 MHz 65.536 MHz FPo2 120 ns 60 ns 30 ns 15 ns
19
18
17 - 16
15 - 14
CKO2 SRC 1-0
Output Clock Source for CKo2 and FPo2 CKO2SRC1 - 0 00 01 10 11 Output Timing Source Internal System Clock CKi0 and FPi0 CKi1 and FPi1 CKi2 and FPi2
13
GCO SEL1
GCI-Bus Selection for FPo1 When this bit is low, FPo1 is set for ST-BUS mode. When this bit is high, FPo1 is set for GCI-Bus mode. Table 23 - Output Clock Control Register (continued)
41
Zarlink Semiconductor Inc.
ZL50074
External Read/Write Address: 40284H Reset Value: 060D1C3CH
31 0 15 CKO2 SRC1 30 0 14 CKO2 SRC0 29 0 13 GCO SEL1 28 0 12 FPO POL1 27 GCO SEL3 11 CKO POL1 26 FPO POL3 10 CKO1 RATE1 25 CKO POL3 9 CKO1 RATE0 24 CKO3 RATE1 8 CKO1 SRC1 23 CKO3 RATE0 7 CKO1 SRC0 22 CKO3 SRC1 6 GCO SEL0 21 CKO3 SRC0 5 FPO POL0 20 GCO SEL2 4 CKO POL0 19 FPO POL2 3 CKO0 RATE1 18 CKO POL2 2 CKO0 RATE0
Data Sheet
17 CKO2 RATE1 1 CKO0 SRC1
16 CKO2 RATE0 0 CKO0 SRC0
Bit 12
Name FPO POL1 CKO POL1 CKO1 RATE 1-0
Description Frame Pulse Polarity Selection for FPo1 When this bit is low, FPo1 is set for active high. When this bit is high, FPo1 is set for active low. Clock Polarity Selection for CKo1 When this bit is low, CKo1 is set for the positive clock edge. When this bit is high, CKo1 is set for the negative clock edge. Output Clock Rate for CKo1 and FPo1 The output clock rate can not exceed the selected clock source rate. All rates are available when the internal system clock is selected as clock source. CKO1RATE1 - 0 00 01 10 11 CKo1 8.192 MHz 16.384 MHz 32.768 MHz 65.536 MHz FPo1 120 ns 60 ns 30 ns 15 ns
11
10 - 9
8-7
CKO1 SRC 1-0
Output Clock Source for CKo1 and FPo1 CKO1SRC1 - 0 00 01 10 11 Output Timing Source Internal System Clock CKi0 and FPi0 CKi1 and FPi1 CKi2 and FPi2
6
GCO SEL0 FPO POL0
GCI-Bus Selection for FPo0 When this bit is low, FPo0 is set for ST-BUS mode. When this bit is high, FPo0 is set for GCI-Bus mode. Frame Pulse Polarity Selection for FPo0 When this bit is low, FPo0 is set for active high. When this bit is high, FPo0 is set for active low. Table 23 - Output Clock Control Register (continued)
5
42
Zarlink Semiconductor Inc.
ZL50074
External Read/Write Address: 40284H Reset Value: 060D1C3CH
31 0 15 CKO2 SRC1 30 0 14 CKO2 SRC0 29 0 13 GCO SEL1 28 0 12 FPO POL1 27 GCO SEL3 11 CKO POL1 26 FPO POL3 10 CKO1 RATE1 25 CKO POL3 9 CKO1 RATE0 24 CKO3 RATE1 8 CKO1 SRC1 23 CKO3 RATE0 7 CKO1 SRC0 22 CKO3 SRC1 6 GCO SEL0 21 CKO3 SRC0 5 FPO POL0 20 GCO SEL2 4 CKO POL0 19 FPO POL2 3 CKO0 RATE1 18 CKO POL2 2 CKO0 RATE0
Data Sheet
17 CKO2 RATE1 1 CKO0 SRC1
16 CKO2 RATE0 0 CKO0 SRC0
Bit 4
Name CKO POL0 CKO0 RATE 1-0
Description Clock Polarity Selection for CKo0 When this bit is low, CKo0 is set for the positive clock edge. When this bit is high, CKo0 is set for the negative clock edge. Output Clock Rate for CKo0 and FPo0 The output clock rate can not exceed the selected clock source rate. All rates are available when the internal system clock is selected as clock source. CKO0RATE1 - 0 00 01 10 11 CKo0 8.192 MHz 16.384 MHz 32.768 MHz 65.536 MHz FPo0 120 ns 60 ns 30 ns 15 ns
3-2
1-0
CKO0 SRC 1-0
Output Clock Source for CKo0 and FPo0 CKO0SRC1 - 0 00 01 10 11 Output Timing Source Internal System Clock CKi0 and FPi0 CKi1 and FPi1 CKi2 and FPi2
Table 23 - Output Clock Control Register (continued)
43
Zarlink Semiconductor Inc.
ZL50074
12.6 Block Init Register
Data Sheet
The Block Init Register is a 32 bit read/write register at address 040288 - 04028BH. The Block Init Register is used during block initialization of the connection memory. A block initialization automatically occurs at power-up. However, it is possible to perform a block initialization at any time. During Block Initialization, the value of the Block Init Register is copied to all connection memory locations in an operation that runs in about 120 s. If the Block Init Register is modified during a block initialization, the new value used is ignored.
12.7
Block Init Enable Register
The Block Init Enable Register is a 32 bit read/write register at address 04028C - 04028FH. The Block Init Enable Register is used to initiate a block initialization of the connection memory. A block initialization automatically occurs at power-up. Since the Block Init Register is cleared at power-up this automatic block initialization will write all zeros to all Connection Memory Bits. However, it is possible to perform a block initialization at any time. To begin a block initialization, the hex value 31415926 must be written to the Block Init Enable Register. If a block initialization is signaled while one is in progress, the signal is ignored, and the currently active block initialization is allowed to complete. The value read back from the Block Init Enable Register is different from the value written. It represents both the block initialization status, and the power-up reset initialization status. The meaning of the initialization status bits is illustrated in Table 24. The bits 31 - 2 always read back 0. Bit 0 1 Name Block Init Status Reset Init Status Description 0 if Block initialization is completed; 1 if Block initialization is in progress. 0 if Reset initialization is completed; 1 if Reset initialization is in progress.
Table 24 - Block and Power-up Initialization Status Bits Any access to the connection memory or the data memory during a block initialization or a reset initialization will result in a bus error, BERR. All TDM outputs are tri-stated during any block initialization.
44
Zarlink Semiconductor Inc.
ZL50074
12.8 Global Rate Control Register
Data Sheet
The Global Rate Control Register is used to select the data rate of all the input and output streams. On power-up, the GBR bits are both reset to 0, corresponding to a rate of 8.192 Mbps.
External Read/Write Address: 040290 - 040293H Reset Value: 0000H 31
0
30
0
29
0
28
0
27
0
26
0
25
0
24
0
23
0
22
0
21
0
20
0
19
0
18
0
17
0
16
0
15
0
14
0
13
0
12
0
11
0
10
0
9
0
8
0
7
0
6
0
5
0
4
0
3
0
2
0
1
GBR 1
0
GBR 0
Bit 31 - 2 1-0
Name Unused GBR1 - 0
Description Reserved. In normal functional mode, these bits MUST be set to zero. Global Bit Rate Selection GBR 1 - 0 00 01 10 Input and Output Data Rate 8 Mbps - Group A, B, C and D 16 Mbps - Group A, B, C and D 32 Mbps - Group A and B Group C and D inputs are unused Group C and D outputs are tristated 65 Mbps - Group A Group B, C and D inputs are unused Group B, C and D outputs are tristated
11
Each input and output group can individually select different clock sources. If the internal system clock is used as the clock source, all the above data rates are available. Otherwise, the data rate cannot exceed the selected clock source's rate.
45
Zarlink Semiconductor Inc.
ZL50074
13.0 DC/AC Electrical Characteristics
Data Sheet
Absolute Maximum Ratings1 - Voltages are with respect to ground (VSS) unless otherwise stated. Characteristics 1 2 3 4 5 6 7
Note 1: Note 2:
Sym. VDD_IO VDD_CORE VI_3V VI_5V Io PD TS
Min. -0.5 -0.5 -0.5 -0.5
Typ.2
Max. 5.0 5.0 VDD_IO + 0.5 7.0 15 2.1
Unit V V V V mA W C
Chip I/O Supply Voltage Chip Core Supply Voltage Input Voltage (non-5 V tolerant inputs) Input Voltage (5 V tolerant inputs) Continuous Current at digital outputs Package power dissipation Storage temperature
- 55
+125
Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied. Typical figures are at 25C, V DD_CORE at 1.8 V and V DD_IO at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.
Recommended Operating Conditions - Voltages are with respect to ground (VSS) unless otherwise stated. Characteristics 1 2 3 4 5
Note 1:
Sym. TOP VDD_CORE VDD_IO VI_3V VI_5V
Min. -40 1.71 3.0 0 0
Typ.1 25 1.8 3.3
Max. +85 1.89 3.6 VDD_IO 5.5
Unit C V V V
Operating Temperature Positive Supply Core Positive Supply I/O Input Voltage (non-5V tolerant inputs) Input Voltage (5V tolerant inputs)
Typical figures are at 25C, V DD_CORE at 1.8 V and V DD_IO at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.
46
Zarlink Semiconductor Inc.
ZL50074
DC Electrical Characteristics - Voltages are with respect to ground (VSS) unless otherwise stated. Characteristics 1 2 3 4 5 6 7 8 9 10 11 12 13 Core Supply Current2 I/O Supply Current Leakage Current Dynamic Power Dissipation Input High Voltage Input Low Voltage Input Leakage (input pins) Weak Pull-up Current Weak Pull-down Current Input Pin Capacitance Output High Voltage Output Low Voltage
3
Data Sheet
Sym. IDD_CORE IDD_IO IDDQ PDD VIH VIL IIL IBL IPU IPD CI VOH VOL
Min.
Typ.1
Max. 500 62
Unit mA mA A W V V A A A A pF V
Test Conditions
Outputs unloaded Outputs Unloaded
105 1.2 2.0 0.8 5 5 -33 33 3 2.4 0.4
0Input Leakage (bi-directional pins
V
1. Typical figures are at 25C, V DD_CORE at 1.8 V and VDD_IO at 3.3 V and are for design aid only: not guaranteed and not subject to production testing. 2. SToA = 65 Mbps with random patterns. CKo0 = 65 MHz, CKo1 = 32 MHz 3. Maximum leakage on pins (output or I/O pins in high impedance state) is over an applied voltage (Vin).
AC Electrical Characteristics1 - Timing Parameter Measurement Voltage Levels - Voltages are with respect to ground
(VSS) unless otherwise stated.
Characteristics 1 2 3 CMOS Threshold Rise/Fall Threshold Voltage High Rise/Fall Threshold Voltage Low
Sym. VCT VHM VLM
Level 0.5 VDD_IO 0.7 VDD_IO 0.3 VDD_IO
Unit V V V
Test Conditions
1. Characteristics are over recommended operating conditions unless otherwise stated.
47
Zarlink Semiconductor Inc.
ZL50074
AC Electrical Characteristics1 - FPi0-2 and CKi0-2 Timing No. 1 Characteristic (Figure ) FPi0-2 Input Frame Pulse Setup Time Sym. tFPIS Min. 3 3 3 3 2 FPi0-2 Input Frame Pulse Hold Time tFPIH 2 2 2 2 3 FPi0-2 Input Frame Pulse width tFPIW 5 5 5 5 4 CKi0-2 Input Clock Period (average value, does not consider the effects of jitter) tCKIP 15 30 60 120 5 6 7 8 CKi Input Clock High Time CKi Input Clock Low Time CKi Input Clock Rise/Fall Time CKi Input Clock Cycle to Cycle Variation tCKIH tCKIL trCKI, tfCKI tCVC 4 4 0 6 2 4 10 20 20% of tCKIP 15.26 30.5 61.0 122 Typ.2 Max. 12 25 55 115 12 25 55 115 24 50 110 230 15.5 31 62 124 Units ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns p-p ns p-p ns p-p ns p-p p-p
Data Sheet
Notes CKi = 65.536 MHz CKi = 32.768 MHz CKi = 16.384 MHz CKi = 8.192 MHz CKi = 65.536 MHz CKi = 32.768 MHz CKi = 16.384 MHz CKi = 8.192 MHz CKi = 65.536 MHz CKi = 32.768 MHz CKi = 16.384 MHz CKi = 8.192 MHz 65.536 MHz 32.768 MHz 16.384 MHz 8.192 MHz
Standard rating3. STi at 65 Mbps Standard rating3. STi at 32 Mbps Standard rating3. STi at 16 Mbps Standard rating3. STi at 8 Mbps Extended rating. With alternate clock source4 or high CKi0 rate5
Note 1: Note 2: Note 3: Note 4: Note 5:
Characteristics are over recommended operating conditions unless otherwise stated. Typical figures are at 25C, V DD_CORE at 1.8 V and V DD_IO at 3.3 V and are for design aid only: not guaranteed and not subject to production testing. When using internal APLL clock source and the CKi0 frequency is less than or equal to the data rate. When using input clock source CKi2-0 instead of the internal APLL clock source. When using internal APLL clock source and the CKi0 frequency is higher than or equal to twice the data rate.
48
Zarlink Semiconductor Inc.
ZL50074
Data Sheet
tFPIW FPi tFPIS tFPH tCKIP tCKIH CKi trCKI Input Frame Boundary tfCKI tCKIL
Figure 8 - Frame Pulse Input and Clock Input AC Electrical Characteristics1 - FPi and CKi Skew No. 1 Characteristic (Figure 9) CKi0 to CKi1, 2 Skew Sym. tCKSK Min. -30 Typ.2 Max. +30 Units ns Notes CL 50 pF Assume no jitter on input clocks
1. Characteristics are over recommended operating conditions unless otherwise stated. 2. Typical figures are at 25C, V DD_CORE at 1.8 V and VDD_IO at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.
FPi0
CKi0
FPi1, 2
tCKSK CKi1, 2
Frame Boundary
Figure 9 - Frame Skew Timing Diagram
49
Zarlink Semiconductor Inc.
ZL50074
AC Electrical Characteristics1 - FPO0-3 and CKO0-3 (65.536 MHz) Timing No. 1 2 3 Characteristic FPO0-3 Output Frame Pulse Setup Time FPO0-3 Output Frame Pulse Hold Time CKO0-3 Output Clock Period Sym. tFPOS tFPOH tCKOP Min. 5.5 5.5 14.5 Typ.2 Max. 9.5 9.5 15.5 Units ns ns ns
Data Sheet
Notes3 CL=30 pF CL=30 pF CL=30 pF
AC Electrical Characteristics1 - FPO0-3 and CKO0-3 (32.768 MHz) Timing No. 1 2 3 Characteristic FPO0-3 Output Frame Pulse Setup Time FPO0-3 Output Frame Pulse Hold Time CKO0-3 Output Clock Period Sym. tFPOS tFPOH tCKOP Min. 14.0 14.0 30.0 Typ.2 Max. 16.5 16.5 31.0 Units ns ns ns Notes3 CL=30 pF CL=30 pF CL=30pF
AC Electrical Characteristics1 - FPO0-3 and CKO0-3 (16.384 MHz) Timing No. 1 2 3 Characteristic FPO0-3 Output Frame Pulse Setup Time FPO0-3 Output Frame Pulse Hold Time CKO0-3 Output Clock Period Sym. tFPOS tFPOH tCKOP Min. 29.0 29.0 60.5 Typ.2 Max. 31.0 31.0 61.5 Units ns ns ns Notes3 CL=30 pF CL=30 pF CL=30 pF
AC Electrical Characteristics1 - FPO0-3 and CKO0-3 (8.192 MHz) Timing No. 1 2 3
Note 1: Note 2: Note 3: Note 4:
Characteristic FPO0-3 Output Frame Pulse Setup Time FPO0-3 Output Frame Pulse Hold Time CKO0-3 Output Clock Period
Sym. tFPOS tFPOH tCKOP
Min. 60.0 60.0 121.5
Typ.2
Max. 62.0 62.0 122.5
Units ns ns ns
Notes3 CL=30 pF CL=30 pF CL=30 pF
Characteristics are over recommended operating conditions unless otherwise stated. Typical figures are at 25C, V DD_CORE at 1.8 V and V DD_IO at 3.3 V and are for design aid only: not guaranteed and not subject to production testing. CKo clock source set to internal 131 MHz APLL, and CKi0 and FPi0 meet all the timing requirements. When CKo source is set to one of the CKi/FPi, its output timings directly follow its source.
50
Zarlink Semiconductor Inc.
ZL50074
Data Sheet
FPo0-3 tFPOS tFPOH tCKOP CKo0-3
Output Frame Boundary
Figure 10 - ST-Bus Frame Pulse and Clock Output Timing
FPo0-3 tFPOS tFPOH tCKOP CKo0-3
Output Frame Boundary
Figure 11 - GCI Frame Pulse and Clock Output Timing AC Electrical Characteristics - Output Clock Jitter Generation No. 1 2 3 4
Note 1: Note 2:
Characteristic Jitter at CKO0-3 (8.192 MHz) Jitter at CKO0-3 (16.384 MHz) Jitter at CKO0-3 (32.768 MHz) Jitter at CKO0-3 (65.536 MHz)
Max. 1050 1030 920 810
Units ps-pp ps-pp ps-pp ps-pp
Notes1,2
CKi at 8 MHz, output clock source set to internal APLL. No jitter presented on the Cki0 input. For 65.536 MHz output clock, the total loading on the output should not be larger than 10pF.
51
Zarlink Semiconductor Inc.
ZL50074
AC Electrical Characteristics1 - Serial Data Timing2 to CKi No. 1 Characteristic (Figure 12) CKi to CKo Positive edge Propagation Delay Sym. tCKDP Min. 3.5 4.1 Typ.3 Max. 8 9.2 Units ns ns
Data Sheet
Notes4 CKo clock source = CKi CKo Clock source = Internal 131 MHz APLL output CKo clock source = CKi CKo Clock source = Internal 131 MHz APLL output
2
CKi to CKo Negative edge Propagation Delay
tCKDN
4.5 5
9.2 10.1
3 4 5 6 7
STi to posedge CKi setup STi to posedge CKi hold STi to negedge CKi setup STi to negedge CKi hold Posedge CKi to Output Data Valid
tSIPS tSIPH tSINS tSINH tSIPV
-0.8 5.9 -0.8 5.9 4.8 4.1 11.6 13.7 12.9 14.8 14.6 14.5 13 13.6 10 11
ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns SToA5 SToB, C, D5 SToA5 SToB, C, D5 SToA5 SToB, C, D5 SToA5 SToB, C, D5 SToA CL = 30pF, RL = 1 K5 SToB, C, D CL = 30pF, RL = 1 K5 SToA5 SToB, C, D5
8 9 10 11
Negedge CKi to Output Data Valid Posedge CKi to Output Data tri-state Negedge CKi to Output Data tri-state ODE to Output Data tri-state
tSINV tSIPZ tSINZ tSOZ
5.8 4.5 4.3 4.6 5.3 5.7
12
ODE to Output Data Enable
tSOE
4.5 6
15 20
1. Characteristics are over recommended operating conditions unless otherwise stated. 2. All of these specifications refer to ST-BUS inputs and outputs with clock source set to CKi. 3. Typical figures are at 25C, V DD_CORE at 1.8 V and VDD_IO at 3.3 V and are for design aid only: not guaranteed and not subject to production testing. 4. Loads on all serial outputs set to 30 pF 5. High Impedance is measured by pulling to the appropriate rail with RL, with timing corrected to cancel time taken to discharge C L.
52
Zarlink Semiconductor Inc.
ZL50074
Data Sheet
FPi (negative sense)
tCKDN
CKo (negative sense) CKi (negative sense)
tSINS tSINH
STin
tSINV
VALID DATA*
STon
tSINZ
STon
ODE
tSOZ tSOE
FPi (negative sense)
tCKDP
CKo (positive sense) CKi (positive sense) STin
*
tSIPS
tSIPH
VALID DATA tSIPV
STon
tSIPZ
STon
Note 1: CKi frequency is assumed to be twice of the STin data rate, so that the sampling point is at the 3/4 point of the bit cell, or 1 1/2 clock period after the active clock edge Note 2: If CKi frequency is the same as the STin data rate, the sampling point moves to the 1/2 point of the bit cell, or 1/2 clock period after the active clock edge.
Figure 12 - Serial Data Timing to CKi
53
Zarlink Semiconductor Inc.
ZL50074
AC Electrical Characteristics - Serial Data Timing1 to CKo2 No.
1 2 3 4 5
Data Sheet
Characteristic (Figure )
STi to posedge CKo setup STi to posedge CKo hold STi to negedge CKo setup STi to negedge CKo hold Posedge CKo to Output Data Valid
Sym.
tSOPS tSOPH tSONS tSONH tSOPV
Min. 7.3 -2.0 7.3 -2.0 0.1 0 -1.2 -1.6 0.9 0.1 0.4 0
Typ.
Max.
Units ns ns ns ns
Notes3
2.7 4.6 1.7 3.7 4.9 5.1 4.7 4.8
ns ns ns ns ns ns ns ns
SToA4
SToB, C, D4 SToA4 SToB, C, D4 SToA4 SToB, C, D4 SToA4 SToB, C, D4
6
Negedge CKo to Output Data Valid
tSONV
7
Posedge CKo to Output Data tri-state
tSOPZ
8
Negedge CKo to Output Data tri-state
tSONZ
1. Data Capture points vary with respect to CKo edge depending on clock rates & fractional delay settings. 2. All of these specifications refer to ST-BUS inputs, ST-BUS outputs and CKo outputs set to internal clock source. 3. Typical figures are at 25C, V DD_CORE at 1.8 V and VDD_IO at 3.3 V and are for design aid only: not guaranteed and not subject to production testing 4. Loads on all serial outputs set to 30 pF
54
Zarlink Semiconductor Inc.
ZL50074
Data Sheet
FPo (negative sense)
CKo (negative sense)
tSONS tSONH
STin
* VALID DATA
tSONV
STon
tSONZ
STon
FPo (negative sense)
CKo (positive sense)
tSOPS tSOPH
STin
tSOPV *
VALID DATA
STon
tSOPZ
STon
Note 1: CKo frequency is assumed to be twice of the STin data rate, so that the sampling point is at the 3/4 point of the bit cell, or 1 1/2 clock period after the active clock edge Note 2: If CKo frequency is the same as the STin data rate, the sampling point moves to the 1/2 point of the bit cell, or 1/2 clock period after the active clock edge.
Figure 13 - Serial Data Timing to CKo
55
Zarlink Semiconductor Inc.
ZL50074
AC Electrical Characteristics - CKo to Other CKo 1Skew No. 1 2 3 4 5 6
Note 1: Note 2:
Data Sheet
Characteristic (Figure 12) CKo1 to CKo0 skew CKo2 to CKo0 skew CKo1 to CKo3 skew CKo2 to CKo3 skew CKo3 to CKo0 skew CKo2 to CKo1 skew
Sym. tCKOS1-0 tCKOS2-0 tCKOS1-3 tCKOS2-3 tCKOS3-0 tCKOS2-1
Min. 0 0 0 0 -0.6 -0.6
Typ.2
Max. 1.2 1.2 1.2 1.2 0.6 0.6
Units ns ns ns ns ns ns
Notes
All of these specifications refer to ST-BUS inputs, ST-BUS outputs and CKo outputs set to internal clock source. Typical figures are at 25C, V DD_CORE at 1.8 V and V DD_IO at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.
CKo0
tCKOS3-0
CKo3
tCKOS1-0 tCKOS1-3
CKo1
tCKOS2-0 tCKOS2-1
CKo2
tCKOS2-3
Figure 14 - CKo to other CKo Skew
56
Zarlink Semiconductor Inc.
ZL50074
AC Electrical Characteristics - Microprocessor Bus Interface No 1 2 3 4 5 6 7 8 9 10 11 12 13 14 Characteristics (Figure , & Figure 16) DS Recovery CS Recovery CS asserted setup to DS asserted Address, SIZ0-1, R/W setup to DS asserted CS hold from DS deasserted Address, SIZ0-1, R/W hold from DS deasserted Data valid to DTA asserted on read CS deasserted to Data tri-stated on read Data setup to DS asserted on write CS asserted to WAIT deasserted Data hold from DTA asserted on write DS asserted to WAIT Asserted WAIT deasserted to DTA/BERR asserted skew DS asserted to DTA Asserted Sym.
tDSRE tCSRE tCSS tADS tCSH tADH tDSR tDZ tWDS tCSWA tDHW tWDD tAKS tAKD
Data Sheet
Min. 5 0 0 0 0 0 0
Typ.1
Max.
Units ns ns ns ns ns ns ns
Notes
CL = 50 pF, RL = 1 k 2 CL = 50 pF, RL = 1 k 2 CL = 30 pF, RL = 1K2 CL = 50 pF, RL = 1 k 2 CL = 50 pF, RL = 1 k 2 Connection Memory All other registers CL = 30 pF, RL = 1 K 2 CL = 30 pF, RL = 1 K 2 CL = 30 pF, RL = 1K2
5 0 9 0 9 0 35 50 10 155 75 7 13 6 20 0
ns ns ns ns ns ns ns ns ns ns ns ns
15 16 17 18 19
DS deasserted to DTA Deasserted CS deasserted to DTA tri-stated CS deasserted to WAIT tri-stated BE or UDS/LDS skew BE or UDS/LDS to DS set-up
tAKH tDTHZ tWAHZ tDSK tBEDS
1. Typical figures are at 25C, V DD_CORE at 1.8 V and V DD_IO at 3.3 V and are for design aid only: not guaranteed and not subject to production testing 2. High Impedance is measured by pulling to the appropriate rail with RL , with timing corrected to cancel time taken to discharge C L.
57
Zarlink Semiconductor Inc.
ZL50074
tDSRE DS tCSRE CS tADS A18-A0 RWN,SIZ D31-D0 READ tWDS D31-D0 WRITE Hi-Z tCSWA Hi-Z tAKD tWDD
VALID WRITE DATA VALID
Data Sheet
tCSS
tCSH
tADH
tDZ
VALID READ DATA
tDSR DTA BERR
tDHW tAKH tAKS
tDTHZ Hi-Z
tWAHZ Hi-Z
WAIT
Figure 15 - Microprocessor Bus Interface Timing
tDSRE DS
tBEDS
SIZ1-SIZ0 (BE1-BE0 or UDS, LDS)
tDSK
Figure 16 - Intel Mode Timing
58
Zarlink Semiconductor Inc.
ZL50074
AC Electrical Characteristics1 - JTAG Test Port and Reset Pin Timing No. 1 2 3 4 5 6 7 8 9 10 11 Characteristic (Figure 17) TCK Clock Period TCK Clock Frequency TCK Clock Pulse Width High TCK Clock Pulse Width Low TMS Set-up Time TMS Hold Time TDi Input Set-up Time TDi Input Hold Time TDo Output Delay TRST pulse width PWR pulse width Sym. tTCKP tTCKF tTCKH tTCKL tTMSS tTMSH tTDIS tTDIH tTDOD tTRSTW tTPWR 20 20 20 20 10 10 20 60 20 Min. 100 10 Typ. Max. Units ns MHz ns ns ns ns ns ns ns ns ns
Data Sheet
Notes
CL = 30 pF
1. Characteristics are over recommended operating conditions unless otherwise stated.
tTCKL TCK
tTCKH
tTCKP
tTMSS TMS
tTMSH
tTDIS tTDIH TDi tTDOD TDo
tTRSTW TRST tTPWR PWR
Figure 17 - JTAG Test Port & PWR Reset Timing
59
Zarlink Semiconductor Inc.
For more information about all Zarlink products visit our Web Site at
www.zarlink.com
Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink. This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.
Purchase of Zarlink's I2C components conveys a licence under the Philips I2C Patent rights to use these components in and I2C System, provided that the system conforms to the I2C Standard Specification as defined by Philips. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright Zarlink Semiconductor Inc. All Rights Reserved.
TECHNICAL DOCUMENTATION - NOT FOR RESALE

▲Up To Search▲

Price & Availability of ZL50074GAG2

	To Download ZL50074GAG2 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .