 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| FastEdgeTM Series CY2PP3220 Dual 1:10 Differential Clock/Data Fanout Buffer Features * Two sets of ten ECL/PECL differential outputs * Two ECL/PECL differential inputs * Hot-swappable/-insertable * 50 ps output-to-output skew * 150 ps device-to-device skew * 500 ps propagation delay (typical) * 1.5 GHz Operation (2.7 GHz max. toggle frequency) * PECL mode supply range: VCC = 2.5V 5% to 3.3V5% with VEE = 0V * ECL mode supply range: VE E = -2.5V 5% to -3.3V5% with VCC = 0V * Industrial temperature range: -40C to 85C * 52-pin 1.4-mm TQFP package * Temperature compensation like 100K ECL * Pin compatible with MC100ES6220 Functional Description The CY2PP3220 is a low-skew, low propagation delay dual 1-to-10 differential fanout buffer targeted to meet the requirements of high-performance clock and data distribution applications. The device is implemented on SiGe technology and has a fully differential internal architecture that is optimized to achieve low signal skews at operating frequencies of up to 1.5 GHz. The device features two differential input paths that are differential internally. The CY2PP3220 may function not only as a differential clock buffer but also as a signal-level translator and fanout on ECL/PECL signal to twenty ECL/PECL differential loads. An external bias pin, VBB, is provided for this purpose. In such an application, the VBB pin should be connected to either one of the CLKA# or CLKB# inputs and bypassed to ground via a 0.01-F capacitor. Traditionally, in ECL, it is used to provide the reference level to a receiving single-ended input that might have a different self-bias point. Since the CY2PP3220 introduces negligible jitter to the timing budget, it is the ideal choice for distributing high frequency, high precision clocks across back-planes and boards in communication systems. Furthermore, advanced circuit design schemes, such as internal temperature compensation, ensure that the CY2PP3220 delivers consistent performance over various platforms. Block Diagram Pin Configuration QA0# QA1# QA2# QA3# QA4# QA5# V CC QA0 QA0# VCC VCC VEE V EE CLKA CLKA# V EE 52 51 50 49 48 47 46 45 44 43 42 41 40 39 1 38 2 37 3 4 5 6 7 8 9 10 11 12 36 35 34 33 32 31 30 29 28 VCC QA0 QA1 QA2 QA3 QA4 QA5 QA6 QA6# QA7 QA7# QA8 QA8# QA9 QA9# QB0 QB0# QB1 QB1# VCC QA9 QA9# QB0 QB0# CLKA CLKA# VBB CLKB CLKB# VEE QB9# QB9 QB8# QB8 CY2PP3220 V CC CLKB CLKB# V EE V EE QB9 QB9# VBB 13 27 14 15 16 17 18 19 20 21 22 23 24 25 26 VCC QB7 QB6 QB5 QB4 QB3 QB7# QB6# QB5# QB4# QB3# Cypress Semiconductor Corporation Document #: 38-07513 Rev.*C * 3901 North First Street * San Jose, CA 95134 * 408-943-2600 Revised July 28, 2004 QB2# QB2 FastEdgeTM Series CY2PP3220 Pin Definitions[1, 2, 3] Pin 4 5 6 7 8 3,9 1,2,14,27,40 Name CLKA, CLKA# VBB[3] CLKB, CLKB# VEE[2] VCC I/O I,PD O I,PD -PWR +PWR O O O O Type Description ECL/PECL ECL/PECL Differential input clocks Bias Reference Voltage Output I,PD/PU ECL/PECL ECL/PECL Differential input clocks ECL/PECL ECL/PECL Differential input clocks Power Power Negative Supply Positive Supply I,PD/PU ECL/PECL ECL/PECL Differential input clocks 52,50,48,46,44,42,39,37, QA(0:9) 35,33 51,49,47,45,43,41,38,36, QA#(0:9) 34,32 31,29,26,24,22,20,18,16, QB(0:9) 13,11 30,28,25,23,21,19,17,15, QB#(0:9) 12,10 ECL/PECL True output ECL/PECL Complement output ECL/PECL True output ECL/PECL Complement output Governing Agencies The following agencies provide specifications that apply to the CY2PP3220. The agency name and relevant specification is listed below in Table 2. Table 1. Agency Name JEDEC JESD 020B (MSL) JESD 51 (Theta JA) JESD 8-2 (ECL) JESD 65-B (skew,jitter) 883E Method 1012.1 (Thermal Theta JC) Specification Mil-Spec Notes: 1. In the I/O column, the following notation is used: I for Input, O for Output, PD for Pull-Down, PU for Pull-Up, and PWR for Power 2. In ECL mode (negative power supply mode), VEE is either -3.3V or -2.5V and VCC is connected to GND (0V). In PECL mode (positive power supply mode), VEE is connected to GND (0V) and VCC is either +3.3V or +2.5V. In both modes, the input and output levels are referenced to the most positive supply (VCC) and are between VCC and VEE. 3. VBB is available for use for single-ended bias mode for |3.3V| supplies (not |2.5V|). Document #: 38-07513 Rev.*C Page 2 of 9 FastEdgeTM Series CY2PP3220 Absolute Maximum Ratings Parameter VCC VEE TS TJ ESDh MSL Description Positive Supply Voltage Negative Supply Voltage Temperature, Storage Temperature, Junction ESD Protection Moisture Sensitivity Level Assembled Die Condition Non-Functional Non-Functional Non-Functional Non-Functional Human Body Model 2000 3 50 Min. -0.3 -4.6 -65 Max. 4.6 0.3 +150 150 Unit V V C C V N.A. gates Gate Count Total Number of Used Gates Multiple Supplies: The Voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required. Operating Conditions Parameter IBB LUI TA OJc OJa IEE CIN LIN VIN VTT VOUT IIN Description Output Reference Current Latch Up Immunity Temperature, Operating Ambient Dissipation, Junction to Case Dissipation, Junction to Ambient Maximum Quiescent Supply Current Input pin capacitance Pin Inductance Input Voltage Output Termination Voltage Output Voltage Input Current[7] Relative to VCC[6] Relative to VCC [6] Condition Relative to VBB Functional, typical Functional Functional Functional VEE pin[5] Min. - 100 -40 22[4] 60[4] 250 - - -0.3 -0.3 VCC - 2 Max. |200| +85 Unit uA mA C C/W C/W mA 3 1 VCC + 0.3 VCC + 0.3 l150l pF nH V V V uA Relative to VCC[6] VIN = VIL, or VIN = VIH PECL DC Electrical Specifications Parameter VCC VCMR VOH VOL VIH VIL VBB[3] Description Operating Voltage Differential Cross Point Voltage[8] Output High Voltage Output Low Voltage VCC = 3.3V 5% VCC = 2.5V 5% Input Voltage, High Input Voltage, Low Output Reference Voltage Condition 2.5V 5%, VEE = 0.0V 3.3V 5%, VEE = 0.0V Differential operation IOH = -30 mA[9] IOL = -5 mA[9] Single-ended operation Single-ended operation Relative to VCC[6] Min. 2.375 3.135 1.2 VCC - 1.25 VCC - 1.995 VCC -1.995 VCC - 1.165 VCC - 1.945 [10] Max. 2.625 3.465 VCC VCC - 0.7 VCC - 1.5 VCC - 1.3 VCC - 0.880 [10] VCC - 1.625 Unit V V V V V V V V V VCC - 1.620 VCC - 1.220 Notes: 4. Theta JA EIA JEDEC 51 test board conditions (typical value); Theta JC 883E Method 1012.1 5. Power Calculation: VCC * IEE +0.5 (IOH + IOL) (VOH - VOL) (number of differential outputs used); IEE does not include current going off chip. 6. where VCC is 3.3V5% or 2.5V5% 7. Inputs have internal pull-up/pull-down or biasing resistors which affect the input current. 8. Refer to Figure 1 9. Equivalent to a termination of 50 to VTT. IOHMIN=(VOHMIN-VTT)/50; IOHMAX=(VOHMAX-VTT)/50; IOLMIN=(VOLMIN-VTT)/50; IOLMAX=(VOLMAX-VTT)/50; 10. VIL will operate down to VEE; VIH will operate up to VCC Document #: 38-07513 Rev.*C Page 3 of 9 FastEdgeTM Series CY2PP3220 ECL DC Electrical Specifications Parameter VEE VCMR VOH VOL VIH VIL VBB[3] Description Negative Power Supply Differential cross point voltage[8] Output High Voltage Output Low Voltage VEE = -3.3V 5% VEE = -2.5V 5% Input Voltage, High Input Voltage, Low Output Reference Voltage Condition -2.5V 5%, VCC = 0.0V -3.3V 5%, VCC = 0.0V Differential operation IOH = -30 mA[9] IOL = -5 mA[9] Single-ended operation Single-ended operation Min. -2.625 -3.465 VEE + 1.2 -1.25 -1.995 -1.995 -1.165 -1.945 [10] Max. -2.375 -3.135 0V -0.7 -1.5 -1.3 -0.880 [10] -1.625 - 1.220 Unit V V V V V V V - 1.620 AC Electrical Specifications Parameter VPP FCLK TPD Vo VCMRO tsk(0) tsk(PP) TPER tsk(P) TR,TF Description Differential Input Input Frequency Propagation Delay CLKA or CLKB to Output pair Output Voltage (peak-to-peak; see Figure 2) Output Common Voltage Range (typ.) Output-to-output Skew Part-to-Part Output Skew Output Period Jitter Output Pulse (rms)[12] Skew[13] 660 MHz [11], See Figure 3 660 MHz [11] 660 MHz [11] 660 MHz [11], Condition Differential operation 50% duty cycle Standard load 660 MHz [11] < 1 GHz Min. 0.1 400 0.375 Max. 1.3 1.5 750 - Unit V GHz ps V V Voltage[8] VCC - 1.425 - - - See Figure 3 - 0.08 50 150 1.2 50 0.3 ps ps ps ps ns Output Rise/Fall Time (see Figure 2) 660 MHz 50% duty cycle Differential 20% to 80% Timing Definitions VCC VCM R Max = VCC VIH VPP VPP range 0.1V - 1.3V VCM R VIL VCMR M in = VEE + 1.2 VEE Figure 1. PECL/ECL Input Waveform Definitions Notes: 11. 50% duty cycle; standard load; differential operation 12. For 3.3V supplies. Jitter measured differentially using an Agilent 8133A Pulse Generator with an 8500A LeCroy Wavemaster Oscilloscope using at least 10,000 data points 13. Output pulse skew is the absolute difference of the propagation delay times: | tPLH - tPHL |. Document #: 38-07513 Rev.*C Page 4 of 9 FastEdgeTM Series CY2PP3220 tr, tf, 20-80% VO Figure 2. ECL/LVPECL Output In p u t C lo c k VPP TPLH, TPD O u tp u t C lo c k TPHL VO tS K (O ) A n o th e r O u tp u t C lo c k Figure 3. Propagation Delay (TPD), output pulse skew (|tPLH-tPHL|), and output-to-output skew (tSK(O)) for both CLKA or CLKB to Output Pair, PECL/ECL to PECL/ECL Test Configuration Standard test load using a differential pulse generator and differential measurement instrument. VTT RT = 50 ohm P u ls e G e n e ra to r Z = 50 ohm 5" VTT RT = 50 ohm Zo = 50 ohm RT = 50 ohm VTT DUT CY2PP3220 Zo = 50 ohm 5" RT = 50 ohm VTT Figure 4. CY2PP3220 AC Test Reference Document #: 38-07513 Rev.*C Page 5 of 9 FastEdgeTM Series CY2PP3220 Applications Information Termination Examples CY2PP3220 VCC 5" VTT RT = 50 ohm Zo = 50 ohm 5" RT = 50 ohm VTT VEE Figure 5. Standard LVPECL - PECL Output Termination CY2PP3220 VCC 5" VTT RT = 50 ohm Zo = 50 ohm 5" VTT R T = 50 ohm V B B (3 .3 V ) VEE Figure 6. Driving a PECL/ECL Single-ended Input CY2PP3220 V C C = 3 .3 V 5" 3 .3 V 120 ohm LVDS Zo = 50 ohm 5" 33 ohm ( 2 p la c e s ) 120 ohm 3 .3 V 51 ohm ( 2 p la c e s ) VEE = 0V L V P E C L to LVDS Figure 7. Low-voltage Positive Emitter-coupled Logic (LVPECL) to a Low-voltage Differential Signaling (LVDS) Interface Document #: 38-07513 Rev.*C Page 6 of 9 FastEdgeTM Series CY2PP3220 VDD-2 X VCC Y Z One output is shown for clarity Figure 8. Termination for LVPECL to HTSL interface for VCC=2.5V would use X=50 Ohms, Y=2300 Ohms, and Z=1000 Ohms. See application note titled, "PECL Translation, SAW Oscillators, and Specs" for other signalling standards and supplies. Ordering Information Part Number CY2PP3220AI CY2PP3220AIT 52-pin TQFP 52-pin TQFP - Tape and Reel Package Type Product Flow Industrial, -40 to 85C Industrial, -40 to 85C Document #: 38-07513 Rev.*C Page 7 of 9 FastEdgeTM Series CY2PP3220 Package Drawing and Dimensions 52-lead Thin Plastic Quad Flat Pack (10 x 10 x 1.4 mm) A52 51-85131-** FastEdge is a trademark of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders. Document #: 38-07513 Rev.*C Page 8 of 9 (c) Cypress Semiconductor Corporation, 2004. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. FastEdgeTM Series CY2PP3220 Document History Page Document Title: CY2PP3220 FastEdgeTM Series Dual 1:10 Differential Clock/Data Fanout Buffer Document Number: 38-07513 REV. ** *A ECN NO. 122437 125459 Issue Date 02/13/03 04/16/03 Orig. of Change RGL RGL New Data Sheet Interchanged Pin 30 and 31 from QB0 /QB0# to QB0#/QB0 Changed the title to FastEdgeTM Series Dual 1:10 Differential Clock/Data Fanout Buffer Supplied data to all TBD's to match the device. Description of Change *B *C 229372 247613 See ECN See ECN RGL RGL/GGK Changed VOH and VOL to match the Char Data Document #: 38-07513 Rev.*C Page 9 of 9 |
Price & Availability of CY2PP3220AI
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |