 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| NJU3719A 24-BIT SERIAL TO PARALLEL CONVERTER GENERAL DESCRIPTION The NJU3719A is a 24-bit serial to parallel converter especially applying to MPU outport expander. It can operate from 2.4V to 5.5V. The effective outport assignment of MPU is available as the connection between NJU3719A and MPU using only 4 lines. The serial data synchronizing with 5MHz or more clock can be input to the serial data input terminal and the data are output from parallel output buffer through serial in parallel out shift register and parallel data latches. The hysteresis input circuit realizes wide noise margin and the high drive-ability output buffer (25mA) can drive LED directly. PACKAGE OUTLINE NJU3719AM FEATURES 24-Bit Serial In Parallel Out Hysteresis Input 0.5V typ at 5V Operating Voltage 2.4 to 5.5V Maximum Operating Frequency 5MHz and more Output Current 25mA at 5V, 5mA at 3V C-MOS Technology Package Outline SDMP30 PIN CONFIGURATION P11 P12 P13 P14 P15 P16 P17 VSS P18 P19 P20 P21 P22 P23 P24 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 VDD P10 P9 P8 P7 P6 P5 P4 P3 P2 P1 CLR STB CLK DATA NJU3719AM BLOCK DIAGRAM DATA Shift Register Latch Circuit CLK P1 P2 P3 P23 P24 STB CLR Controller Circuit Ver.2003-11-18 -1- NJU3719A TERMINAL DESCRIPTION No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 SYMBOL P11 P12 P13 P14 P15 P16 P17 VSS P18 P19 P20 P21 P22 P23 P24 DATA CLK STB CLR P1 P2 P3 P4 P5 P6 P7 P8 P9 P10 VDD I/O O O O O O O O O O O O O O O I I I I O FUNCTION Parallel Conversion Data Output Terminals GND Parallel Conversion Data Output Terminals Serial Data Input Terminal Clock Signal Input Terminal Strobe Signal Input Terminal Clear Signal Input Terminal O O O O O - Parallel Conversion Data Output Terminals Power Supply Terminal (2.4 to 5.5V) -2- Ver.2003-11-18 NJU3719A NJU3555 FUNCTIONAL DESCRIPTION (1) Reset When the "L" level is input to the CLR terminal, all latches are reset and all of parallel conversion output are "L" level. Normally, the CLR terminal should be "H" level. (2) Data Transmission In the STB terminal is "H" level and the clock signals are inputted to the CLK terminal, the serial data into the DATA terminal are shifted in the shift register synchronizing at a rising edge of the clock signal. When the STB terminal is changed to "L" level, the data in the shift register are transferred to the latches. Even if the STB terminal is "L" level, the input clock signal shifts the data in the shift register, therefore, the clock signal should be controlled for data order. Furthermore, the 4 input circuits provide a hysteresis characteristics using the schmitt trigger structure to protect the noise. CLK X STB X H L H L H CLR L H OPERATION All of latches are reset (the data in the shift register is no change). All of parallel conversion outputs are "L". The serial data into the DATA terminal are inputted to the shift register. In this stage, the data in the latch is not changed. The data in the shift register is transferred to the latch. And the data in the latch is output from the parallel conversion output terminals. When the clock signal is inputted into the CLK terminal in state of the STB="L" and CLR="H", the data is shifted in the shift register and latched data is also changed in accordance with the shift register. Note 1) X: Don't care Ver.2003-11-18 -3- NJU3719A TIMING CHART CLK CLR STB DATA P1 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16 P17 P18 P19 P20 P21 P22 P23 P24 -4- Ver.2003-11-18 NJU3719A NJU3555 ABSOLUTE MAXIMUM RATINGS (Ta=25C) PARAMETER Supply Voltage Range Input Voltage Range Output Voltage Range Output Current Output Short Current (P1~P24 Terminals) (Note 5) SYMBOL VDD VI VO IO IOSD PD Topr Tstg RATINGS -0.5 ~ +7.0 VSS-0.5 ~ VDD+0.5 VSS-0.5 ~ VDD+0.5 25 VO=7V, VI=0V VO=0V, VI=7V 20 (max) -20 (max) UNIT V V V mA mA mW C C Power Dissipation Operating Temperature Range Storage Temperature Range 700 (SDMP) -25 ~ +85 -65 ~+150 Note 2) All voltage are relative to VSS=0V reference. Note 3) Do not exceed the absolute maximum ratings, otherwise the stress may cause a permanent damage to the IC. It is also Note 4) Note 5) recommended that the IC be used in the range specified in the DC electrical characteristics, or the electrical stress may cause malfunctions and impact on the reliability. To stabilize the IC operation, place decoupling capacitor between VDD and VSS. VDD=7V, VSS=0V, less than 1 second per pin. DC ELECTRICAL CHARACTERISTICS PARAMETER Operating Voltage Operating Current High-level Input Voltage Low-level Input Voltage Input Leakage Current SYMBOL (VDD=2.4~5.5V, VSS=0V, Ta=25C, unless otherwise noted) CONDITION MIN TYP MAX UNIT 2.4 VIH=VDD, VIL=VSS 0.7VDD VSS VI=0~VDD IOH=-25mA VDD IDDS VIH VIL ILI - 5.5 0.1 VDD 0.3VDD 10 VDD VDD VDD VDD 1.5 0.8 0.4 0.5 V mA V V A -10 VDD-1.5 P1~P24 Terminals High-level Output Voltage (Note 6) VOHD VDD=5V IOH=-15mA IOH=-10mA VDD-1.0 VDD-0.5 VDD-0.5 VSS V VDD=3V IOH=-5mA IOL=+25mA Low-level Output Voltage (Note 6) VOLD VDD=5V IOL=+15mA IOL=+10mA P1~P24 Terminals VSS VSS VSS V VDD=3V operation should be required. IOL=+5mA Note 6) Specified value represent output current per pin. When use, total current consideration and less than power dissipation in rating Ver.2003-11-18 -5- NJU3719A SWITCHING CHARACTERISTICS PARAMETER Set-Up Time Hold Time Set-Up Time Hold Time SYMBOL tSD tHD tSSTB tHSTB tpd PCK Output Delay Time tpd PSTB tpd PCLR Maximum Operating Frequency (VDD=2.4~5.5V, VSS=0V, Ta=25C, unless otherwise noted) CONDITION MIN TYP MAX UNIT DATA-CLK CLK-DATA STB-CLK CLK-STB CLK-P1~P24 STB-P1~P24 CLR-P1~P24 20 20 30 30 5 100 80 80 ns ns ns ns ns ns ns MHz fMAX Note 7) COUT=50pF -6- Ver.2003-11-18 NJU3719A NJU3555 SWITCHING CHARACTERISTICS TEST WAVEFORM fMAX CLK tSD DATA tHD STB tHSTB tSSTB CLK tpd PCK L STB P1~P24 CLK H STB tpd PSTB P1~P24 CLR DATA tpd PCLR H P1~P24 Ver.2003-11-18 -7- NJU3719A APPLICATION CIRCUIT MPU P2 DATA CLK STB CLR P1 P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16 P17 P18 P19 P21 P23 P20 P22 P24 NJU3719A [CAUTION] The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights. -8- Ver.2003-11-18 |
Price & Availability of NJU3719A
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |