View SCAS188A_999718.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

54ACT16648, 74ACT16648 16-BIT TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SCAS188A - MAY 1991 - REVISED APRIL 1996
D D D D D D D D D D
Members of the Texas Instruments Widebus TM Family Inputs Are TTL-Voltage Compatible Independent Registers for A and B Buses Inverting Data Path Multiplexed Real-Time and Stored Data Flow-Through Architecture Optimizes PCB Layout Distributed VCC and GND Pin Configuration Minimizes High-Speed Switching Noise EPICTM (Enhanced-Performance Implanted CMOS) 1-m Process 500-mA Typical Latch-Up Immunity at 125C Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings
54ACT16648 . . . WD PACKAGE 74ACT16648 . . . DL PACKAGE (TOP VIEW)
description
The 'ACT16648 are 16-bit bus transceivers that consist of D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. The devices can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 74ACT16648.
1DIR 1CLKAB 1SAB GND 1A1 1A2 VCC 1A3 1A4 1A5 GND 1A6 1A7 1A8 2A1 2A2 2A3 GND 2A4 2A5 2A6 VCC 2A7 2A8 GND 2SAB 2CLKAB 2DIR
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28
56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29
1OE 1CLKBA 1SBA GND 1B1 1B2 VCC 1B3 1B4 1B5 GND 1B6 1B7 1B8 2B1 2B2 2B3 GND 2B4 2B5 2B6 VCC 2B7 2B8 GND 2SBA 2CLKBA 2OE
Output-enable (OE) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port can be stored in either register or in both. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. DIR determines which bus receives data when OE is low. In the isolation mode (OE high), A data can be stored in one register and/or B data can be stored in the other register. When an output function is disabled, the input function is still enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time. The 74ACT16648 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. EPIC and Widebus are trademarks of Texas Instruments Incorporated.
UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303
Copyright (c) 1996, Texas Instruments Incorporated
* DALLAS, TEXAS 75265
1
54ACT16648, 74ACT16648 16-BIT TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SCAS188A - MAY 1991 - REVISED APRIL 1996
description (continued)
The 54ACT16648 is characterized for operation over the full military temperature range of -55C to 125C. The 74ACT16648 is characterized for operation from -40C to 85C.
FUNCTION TABLE (each 8-bit section) INPUTS OE X X H H L L L DIR X X X X L L H CLKAB X L X X X CLKBA X L X L X SAB X X X X X X L SBA X X X X L H X A1-A8 Input Unspecified Input Input disabled Output Output Input DATA I/O B1-B8 Unspecified Input Input Input disabled Input Input Output OPERATION OR FUNCTION Store A, B unspecified Store B, A unspecified Store A and B data Isolation, hold storage Real-time B data to A bus Stored B data to A bus Real-time A data to B bus
L H L X H X Input Output Stored A data to B bus The data-output functions may be enabled or disabled by a variety of level combinations at OE and DIR. Data-input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.
2
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
54ACT16648, 74ACT16648 16-BIT TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SCAS188A - MAY 1991 - REVISED APRIL 1996
BUS B
56 OE L
1 DIR L
2 55 3 CLKAB CLKBA SAB X X X
54 SBA L
56 OE L
1 DIR H
2 CLKAB X
55 CLKBA X
3 SAB L
BUS B 54 SBA X REAL-TIME TRANSFER BUS A TO BUS B 2 CLKAB X L 55 CLKBA L X 3 SAB X H BUS B 54 SBA H X TRANSFER STORED DATA TO A AND/OR B
BUS A
REAL-TIME TRANSFER BUS B TO BUS A
BUS B
BUS A
56 OE X X H
1 DIR X X X
2 55 3 CLKAB CLKBA SAB X X X X X
54 SBA X X X
56 OE L L
STORAGE FROM A, B, OR A AND B
Figure 1. Bus-Management Functions
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
BUS A 1 DIR L H
BUS A
3
54ACT16648, 74ACT16648 16-BIT TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SCAS188A - MAY 1991 - REVISED APRIL 1996
logic symbol
1OE 1DIR 1CLKBA 1SBA 1CLKAB 1SAB 2OE 2DIR 2CLKBA 2SBA 2CLKAB 2SAB 56 1 55 54 2 3 29 28 30 31 27 26 G3 3 EN1 [BA] 3 EN2 [AB] C4 G5 C6 G7 G10 10 EN8 [BA] 10 EN9 [AB] C11 G12 C13 G14 1 1 6D 6 8 9 10 12 13 14 15 8 13D 14 16 17 19 20 21 23 24 1 14 1 12 11D 12 1 1 9 2A2 2A3 2A4 2A5 2A6 2A7 2A8 41 40 38 37 36 34 33 2B2 2B3 2B4 2B5 2B6 2B7 2B8 7 17 5 5 1 1 2 51 49 48 47 45 44 43 42 1B2 1B3 1B4 1B5 1B6 1B7 1B8 2B1 4D 52 1B1
1A1
5
1A2 1A3 1A4 1A5 1A6 1A7 1A8 2A1
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
4
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
54ACT16648, 74ACT16648 16-BIT TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SCAS188A - MAY 1991 - REVISED APRIL 1996
logic diagram (positive logic)
1OE 56
1 1DIR 55 1CLKBA 1SBA 54 2 1CLKAB 1SAB 3
One of Eight Channels
1D C1
1A1
5
1D C1
52
1B1
To Seven Other Channels
2OE
29
28 2DIR 30 2CLKBA 2SBA 31 27 2CLKAB 2SAB 26
One of Eight Channels
1D C1
2A1
15
1D C1
42
2B1
To Seven Other Channels
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
5
54ACT16648, 74ACT16648 16-BIT TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SCAS188A - MAY 1991 - REVISED APRIL 1996
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 7 V Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to VCC + 0.5 V Output voltage range, VO (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to VCC + 0.5 V Input clamp current, IIK (VI < 0 or VI > VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA Output clamp current, IOK (VO < 0 or VO > VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA Continuous output current, IO (VO = 0 to VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA Continuous current through VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 400 mA Maximum package power dissipation at TA = 55C (in still air) (see Note 2): DL package . . . . . . . . . . . 1.4 W Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65C to 150C
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. The maximum package power dissipation is calculated using a junction temperature of 150_C and a board trace length of 750 mils.
recommended operating conditions (see Note 3)
54ACT16684 MIN VCC VIH VIL VI VO IOH IOL t/v Supply voltage High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current Low-level output current Input transition rise or fall rate 0 -55 0 0 4.5 2 0.8 VCC VCC -24 24 10 125 0 -40 0 0 NOM 5 MAX 5.5 74ACT16684 MIN 4.5 2 0.8 VCC VCC -24 24 10 85 NOM 5 MAX 5.5 UNIT V V V V V mA mA ns/V C
TA Operating free-air temperature NOTE 3: Unused inputs must be held high or low to prevent them from floating.
PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.
6
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
54ACT16648, 74ACT16648 16-BIT TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SCAS188A - MAY 1991 - REVISED APRIL 1996
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS IOH = -50 A 50 VOH IOH = -24 mA 24 IOH = -75 mA IOL = 50 A VOL IOL = 24 mA IOL = 75 mA VI = VCC or GND VO = VCC or GND VI = VCC or GND, IO = 0 VCC 4.5 V 5.5 V 4.5 V 5.5 V 5.5 V 4.5 V 5.5 V 4.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5V 4 0.1 0.5 8 0.9 0.1 0.1 0.36 0.36 MIN 4.4 5.4 3.94 4.94 TA = 25C TYP MAX 54ACT16648 MIN 4.4 5.4 3.8 4.8 3.85 0.1 0.1 0.44 0.44 1.65 1 5 80 1 MAX 74ACT16648 MIN 4.4 5.4 3.8 4.8 3.85 0.1 0.1 0.44 0.44 1.65 1 5 80 1 A A A mA pF pF V V MAX UNIT
II IOZ ICC ICC Ci
Control inputs A or B ports
One input at 3.4 V, Other inputs at VCC or GND Control inputs VI = VCC or GND VO = VCC or GND
Cio A or B ports 5V 12 Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms. For I/O ports, the parameter IOZ includes the input leakage current. This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC.
timing requirements over recommended operating free-air temperature range, VCC = 5 V 0.5 V (unless otherwise noted) (see Figure 2)
TA = 25C MIN MAX fclock tw tsu th Clock frequency Pulse duration, CLKAB or CLKBA high or low Setup time, A before CLKAB or B before CLKBA Hold time, A after CLKAB or B after CLKBA 0 6.5 4.5 1 75 54ACT16648 MIN 0 6.5 4.5 1 MAX 75 74ACT16648 MIN 0 6.5 4.5 1 MAX 75 UNIT MHz ns ns ns
PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
7
54ACT16648, 74ACT16648 16-BIT TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SCAS188A - MAY 1991 - REVISED APRIL 1996
switching characteristics over recommended operating free-air temperature range, VCC = 5 V 0.5 V (unless otherwise noted) (see Figure 2)
PARAMETER fmax tPLH tPHL tPZH tPZL tPHZ tPLZ tPLH tPHL tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ FROM (INPUT) TO (OUTPUT) MIN 75 A or B B or A A or B A or B A or B A or B A or B A or B A or B 2.4 3.8 2.9 3.6 5.2 4.7 4.4 4.6 3.8 5.1 4.5 4.3 2.8 3.7 4.6 4 7.2 7.7 7.9 9.1 8.1 7.3 8.5 8.8 7.5 11.4 10.6 8.3 7.8 9.3 8.6 7.4 9.8 10.1 10.7 12.1 9.7 9.1 11.3 11.4 10 12.7 13.9 10.8 10.7 12.2 10.9 9.7 TA = 25C TYP MAX 54ACT16648 MIN 75 2.4 3.8 2.9 3.6 5.2 4.7 4.4 4.6 3.8 5.1 4.5 4.3 2.8 3.7 4.6 4 11 11.2 12 13.7 10.4 9.9 12.7 12.7 11.3 16.6 15.8 11.9 11.9 13.7 11.5 10.4 MAX 74ACT16648 MIN 75 2.4 3.8 2.9 3.6 5.2 4.7 4.4 4.6 3.8 5.1 4.5 4.3 2.8 3.7 4.6 4 11 11.2 12 13.7 10.4 9.9 12.7 12.7 11.3 16.6 15.8 11.9 11.9 13.7 11.5 10.4 MAX UNIT MHz ns ns ns ns ns ns ns ns
OE OE CLKBA or CLKAB SBA or SAB (with A or B high) SBA or SAB (with A or B low) DIR DIR
These parameters are measured with the internal output state of the storage registers opposite that of the bus input.
operating characteristics, VCC = 5 V, TA = 25C
PARAMETER Cpd d Power dissipation capacitance per transceiver Outputs enabled Outputs disabled TEST CONDITIONS CL = 50 pF pF, f = 1 MHz TYP 63 14 UNIT pF
PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.
8
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
54ACT16648, 74ACT16648 16-BIT TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SCAS188A - MAY 1991 - REVISED APRIL 1996
PARAMETER MEASUREMENT INFORMATION
2 x VCC From Output Under Test CL = 50 pF (see Note A) 500 S1 Open GND 500 TEST tPLH/tPHL tPLZ/tPZL tPHZ/tPZH S1 Open 2 x VCC GND
LOAD CIRCUIT Timing Input (see Note B) tw 3V Input 1.5 V 1.5 V 0V VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS Data Input tsu 1.5 V 3V 1.5 V 0V th 3V 1.5 V 0V
Input
3V 1.5 V tPLH 1.5 V 0V tPHL 50% VCC tPHL VOH 50% VCC VOL tPLH 50% VCC VOH 50% VCC VOL
Output Control (low-level enabling) Output Waveform 1 S1 at 2 x VCC (see Note B) Output Waveform 2 S1 at GND (see Note B)
3V 1.5 V tPZL tPLZ 50% VCC tPHZ 80% VCC VOH 20% VCC 1.5 V 0V
In-Phase Output
[ VCC
VOL
tPZH
Out-of-Phase Output
50% VCC
[0V
VOLTAGE WAVEFORMS
VOLTAGE WAVEFORMS
NOTES: A. CL includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR 1 MHz, ZO = 50 , tr = 3 ns, tf = 3 ns. D. The outputs are measured one at a time with one input transition per measurement.
Figure 2. Load Circuit and Voltage Waveforms
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
9
IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK. In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.
Copyright (c) 1998, Texas Instruments Incorporated

▲Up To Search▲

Price & Availability of SCAS188A

	To Download SCAS188A Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .