View SCLS393B_1001228.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

SN54LV123A, SN74LV123A DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS
SCLS393B - APRIL 1998 - REVISED MAY 2000
D D D D D D D D D D D D D
EPIC TM (Enhanced-Performance Implanted CMOS) Process Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25C Typical VOHV (Output VOH Undershoot) >2.3 V at VCC = 3.3 V, TA = 25C 2-V to 5.5-V VCC Operation Support Mixed-Mode Voltage Operation on All Ports Schmitt-Trigger Circuitry on A, B, and CLR Inputs for Slow Input Transition Rates Edge Triggered From Active-High or Active-Low Gated Logic Inputs Retriggerable for Very Long Output Pulses, up to 100% Duty Cycle Overriding Clear Terminates Output Pulse Glitch-Free Power-Up Reset on Outputs Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II ESD Protection Exceeds JESD 22 - 2000-V Human-Body Model (A114-A) - 200-V Machine Model (A115-A) - 1000-V Charged-Device Model (C101) Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)
SN54LV123A . . . J OR W PACKAGE SN74LV123A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)
1A 1B 1CLR 1Q 2Q 2Cext 2Rext/Cext GND
1 2 3 4 5 6 7 8
16 15 14 13 12 11 10 9
VCC 1Rext/Cext 1Cext 1Q 2Q 2CLR 2B 2A
SN54LV123A . . . FK PACKAGE (TOP VIEW)
1B 1A NC VCC 1R ext /C ext 1CLR 1Q NC 2Q 2Cext
4 5 6 7 8 3 2 1 20 19 18 17 16 15 14 9 10 11 12 13
1Cext 1Q NC 2Q 2CLR
NC - No internal connection
description
The 'LV123A devices are dual retriggerable monostable multivibrators designed for 2-V to 5.5-V VCC operation. These edge-triggered multivibrators feature output pulse-duration control by three methods. In the first method, the A input is low, and the B input goes high. In the second method, the B input is high, and the A input goes low. In the third method, the A input is low, the B input is high, and the clear (CLR) input goes high. The output pulse duration is programmable by selecting external resistance and capacitance values. The external timing capacitor must be connected between Cext and Rext/Cext (positive) and an external resistor connected between Rext/Cext and VCC. To obtain variable pulse durations, connect an external variable resistance between Rext/Cext and VCC. The output pulse duration also can be reduced by taking CLR low. Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. The A, B, and CLR inputs have Schmitt triggers with sufficient hysteresis to handle slow input transition rates with jitter-free triggering at the outputs.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. EPIC is a trademark of Texas Instruments.
UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303
Copyright (c) 2000, Texas Instruments Incorporated
* DALLAS, TEXAS 75265
2R ext /Cext GND NC 2A 2B
1
SN54LV123A, SN74LV123A DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS
SCLS393B - APRIL 1998 - REVISED MAY 2000
description (continued)
Once triggered, the basic pulse duration can be extended by retriggering the gated low-level-active (A) or high-level-active (B) input. Pulse duration can be reduced by taking CLR low. The input/output timing diagram illustrates pulse control by retriggering the inputs and early clearing. The variance in output pulse duration from device to device typically is less than 0.5% for given external timing components. An example of this distribution for the 'LV123A is shown in Figure 11. Variations in output pulse width versus supply voltage and temperature are shown in Figure 7. During power up, Q outputs are in the high state, and Q outputs are in the low state. The outputs are glitch free without applying a reset pulse. Pin assignments for these devices are identical to those of the 'AHC123A and 'AHCT123A devices for interchangeability when allowed. The SN54LV123A is characterized for operation over the full military temperature range of -55C to 125C. The SN74LV123A is characterized for operation from -40C to 85C. For additional application information on multivibrators, see the application report Designing With the SN74AHC123A and SN74AHCT123A, literature number SCLA014.
FUNCTION TABLE (each multivibrator) INPUTS CLR L X X H H A X H X L B X X L H OUTPUTS Q L L L Q H H H
#
L H These outputs are based on the assumption that the indicated steady-state conditions at the A and B inputs have been set up long enough to complete any pulse started before the setup.
2
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
SN54LV123A, SN74LV123A DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS
SCLS393B - APRIL 1998 - REVISED MAY 2000
logic symbol
1A 1B 1 2 13 1CLR 1Cext 1Rext/Cext 2A 2B 9 10 5 11 2CLR 2Cext 2Rext/Cext 6 7 R CX RX/CX 12 2Q 2Q 3 14 15 R CX RX/CX & 4 1Q 1Q &
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, N, PW, and W packages.
logic diagram, each multivibrator (positive logic)
Rext/Cext A B CLR Cext Q R Q
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
3
SN54LV123A, SN74LV123A DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS
SCLS393B - APRIL 1998 - REVISED MAY 2000
input/output timing diagram
trr A
B
CLR
Rext/Cext
Q
Q tw tw tw + trr
absolute maximum ratings over operating free-air temperature (unless otherwise noted)
Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 7 V Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 7 V Voltage range applied to any output in the high-impedance or power-off state, VO (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 7 V Output voltage range in high or low state, VO (see Notes 1 and 2) . . . . . . . . . . . . . . . . . -0.5 V to VCC + 0.5 V Output voltage range in power-off state, VO (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 7 V Input clamp current, IIK (VI < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -20 mA Output clamp current, IOK (VO < 0 or VO > VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA Continuous output current, IO (VO = 0 to VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 mA Continuous current through VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA Package thermal impedance, JA (see Note 3): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76C/W DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82C/W DGV package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120C/W NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64C/W PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108C/W Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65C to 150C
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. This value is limited to 5.5 V maximum. 3. The package thermal impedance is calculated in accordance with JESD 51.
4
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
SN54LV123A, SN74LV123A DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS
SCLS393B - APRIL 1998 - REVISED MAY 2000
recommended operating conditions (see Note 4)
SN54LV123A MIN VCC Supply voltage VCC = 2 V VCC = 2.3 V to 2.7 V VCC = 3 V to 3.6 V VCC = 4.5 V to 5.5 V VCC = 2 V VCC = 2.3 V to 2.7 V VCC = 3 V to 3.6 V VCC = 4.5 V to 5.5 V 0 0 VCC = 2 V VCC = 2.3 V to 2.7 V VCC = 3 V to 3.6 V VCC = 4.5 V to 5.5 V VCC = 2 V VCC = 2.3 V to 2.7 V VCC = 3 V to 3.6 V VCC = 4.5 V to 5.5 V VCC = 2 V VCC 3 V 5k 1k No restriction 1 -55 125 2 1.5 VCC x 0.7 VCC x 0.7 VCC x 0.7 0.5 VCC x 0.3 VCC x 0.3 VCC x 0.3 5.5 VCC -50 -2 -6 -12 50 2 6 12 5k 1k No restriction 1 -40 85 0 0 MAX 5.5 SN74LV123A MIN 2 1.5 VCC x 0.7 VCC x 0.7 VCC x 0.7 0.5 VCC x 0.3 VCC x 0.3 VCC x 0.3 5.5 VCC -50 -2 -6 -12 50 2 6 12 pF ms/V C mA A mA V V MAX 5.5 UNIT V
VIH
High-level High level input voltage
VIL
Low-level Low level input voltage
VI VO
Input voltage Output voltage
V V A
IOH
High-level High level output current
IOL
Low-level Low level output current
Rext t Cext t/VCC TA
External timing resistance External timing capacitance Power-up ramp rate Operating free-air temperature
NOTE 4: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
5
SN54LV123A, SN74LV123A DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS
SCLS393B - APRIL 1998 - REVISED MAY 2000
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS IOH = -50 A IOH = -2 mA IOH = -6 mA IOH = -12 mA IOL = 50 A IOL = 2 mA IOL = 6 mA IOL = 12 mA Rext/Cext II ICC A, B, A B and CLR Quiescent VI = VCC or GND VI = VCC or GND VI = VCC or GND, VI = VCC or GND, , Rext/Cext = 0.5 VCC VI or VO = 0 to 5.5 V VI = VCC or GND IO = 0 SN54LV123A VCC 2 V to 5.5 V 2.3 V 3V 4.5 V 2 V to 5.5 V 2.3 V 3V 4.5 V 2 V to 5.5 V 0V 0 V to 5.5 V 5.5 V 2.3 V ICC Active state (per circuit) 3V 4.5 V 5.5 V Ioff Ci 0V 3.3 V 5V 1.9 1.9 1.9 1.9 MIN VCC-0.1 2 2.48 3.8 0.1 0.4 0.44 0.55 2.5 1 1 20 220 280 650 975 TYP MAX SN74LV123A MIN VCC-0.1 2 2.48 3.8 0.1 0.4 0.44 0.55 2.5 1 1 20 220 280 650 975 5 A pF A A A V TYP MAX UNIT
VOH
V
VOL
This test is performed with the terminal in the off-state condition.
timing requirements over recommended operating free-air temperature range, VCC = 2.5 V 0.2 V (unless otherwise noted) (see Figure 1)
TEST CONDITIONS tw trr Pulse duration CLR A or B trigger Rext = 1 k t Cext = 100 pF MIN 6 6 94 2 TA = 25C TYP MAX SN54LV123A MIN 6.5 6.5 MAX SN74LV123A MIN 6.5 6.5 MAX UNIT ns ns
Cext = 0.01 mF See retriggering data in the application information section.
Pulse retrigger time
ms
timing requirements over recommended operating free-air temperature range, VCC = 3.3 V 0.3 V (unless otherwise noted) (see Figure 1)
TEST CONDITIONS tw trr Pulse duration CLR A or B trigger Rext = 1 k t Cext = 100 pF Cext = 0.01 mF TA = 25C MIN TYP MAX 5 5 76 1.8 SN54LV123A MIN 5 5 MAX SN74LV123A MIN 5 5 MAX UNIT ns ns
Pulse retrigger time
ms
See retriggering data in the application information section.
PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.
6
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
SN54LV123A, SN74LV123A DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS
SCLS393B - APRIL 1998 - REVISED MAY 2000
timing requirements over recommended operating free-air temperature range, VCC = 5 V 0.5 V (unless otherwise noted) (see Figure 1)
TEST CONDITIONS tw trr Pulse duration CLR A or B trigger Rext = 1 k t Cext = 100 pF MIN 5 5 59 1.5 TA = 25C TYP MAX SN54LV123A MIN 5 5 MAX SN74LV123A MIN 5 5 MAX UNIT ns ns
Cext = 0.01 mF See retriggering data in the application information section.
Pulse retrigger time
ms
switching characteristics over recommended operating free-air temperature range, VCC = 2.5 V 0.2 V (unless otherwise noted) (see Figure 1)
PARAMETER FROM (INPUT) A or B tpd CLR CLR trigger A or B tpd CLR CLR trigger TO (OUTPUT) Q or Q Q or Q Q or Q Q or Q Q or Q Q or Q CL = 50 pF, Cext = 28 pF, Rext = 2 k CL = 50 pF, Cext = 0.01 F, Rext = 10 k CL = 50 pF, Cext = 0.1 F, Rext = 10 k tw CL = 50 pF CL = 50 pF CL = 15 pF TEST CONDITIONS MIN TA = 25C TYP MAX 14.5* 13* 15.1* 16.6 14.7 17.4 197 31.4* 25* 33.4* 36 32.8 38 260 SN54LV123A MIN 1* 1* 1* 1 1 1 MAX 37* 29.5* 39* 42 34.5 44 320 SN74LV123A MIN 11 1 1 1 1 1 MAX 37 29.5 39 42 34.5 44 320 ns ns ns UNIT
tw
Q or Q
90
100
110
90
110
90
110
ms
0.9
1 1
1.1
0.9
1.1
0.9
1.1
ms %
* On products compliant to MIL-PRF-38535, this parameter is not production tested. tw = Duration of pulse at Q and Q outputs tw = Output pulse duration variation (Q and Q) between circuits in same package
PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
7
SN54LV123A, SN74LV123A DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS
SCLS393B - APRIL 1998 - REVISED MAY 2000
switching characteristics over recommended operating free-air temperature range, VCC = 3.3 V 0.3 V (unless otherwise noted) (see Figure 1)
PARAMETER FROM (INPUT) A or B tpd CLR CLR trigger A or B tpd CLR CLR trigger TO (OUTPUT) Q or Q Q or Q Q or Q Q or Q Q or Q Q or Q CL = 50 pF, Cext = 28 pF, Rext = 2 k CL = 50 pF, Cext = 0.01 F, Rext = 10 k CL = 50 pF, Cext = 0.1 F, Rext = 10 k CL = 50 pF CL = 50 pF CL = 15 pF TEST CONDITIONS MIN TA = 25C TYP MAX 10.2* 9.3* 10.6* 11.8 10.5 12.3 182 20.6* 15.8* 22.4* 24.1 19.3 25.9 240 SN54LV123A MIN 1* 1* 1* 1 1 1 MAX 24* 18.5* 26* 27.5 22 29.5 300 SN74LV123A MIN 1 1 1 1 1 1 MAX 24 18.5 26 27.5 22 29.5 300 ns ns ns UNIT
tw
Q or Q
90
100
110
90
110
90
110
ms
0.9
1 1
1.1
0.9
1.1
0.9
1.1
ms %
tw
* On products compliant to MIL-PRF-38535, this parameter is not production tested. tw = Duration of pulse at Q and Q outputs tw = Output pulse duration variation (Q and Q) between circuits in same package
switching characteristics over recommended operating free-air temperature range, VCC = 5 V 0.5 V (unless otherwise noted) (see Figure 1)
PARAMETER FROM (INPUT) A or B tpd CLR CLR trigger A or B tpd CLR CLR trigger TO (OUTPUT) Q or Q Q or Q Q or Q Q or Q Q or Q Q or Q CL = 50 pF, Cext = 28 pF, Rext = 2 k CL = 50 pF, Cext = 0.01 F, Rext = 10 k CL = 50 pF, Cext = 0.1 F, Rext = 10 k tw * On products compliant to MIL-PRF-38535, this parameter is not production tested. tw = Duration of pulse at Q and Q outputs tw = Output pulse duration variation (Q and Q) between circuits in same package CL = 50 pF CL = 15 pF TEST CONDITIONS MIN TA = 25C TYP MAX 7.1* 6.5* 7.4* 8.3 7.4 8.7 167 12* 9.4* 12.9* 14 11.4 14.9 200 SN54LV123A MIN 1* 1* 1* 1 1 1 MAX 14* 11* 15* 16 13 17 240 SN74LV123A MIN 1 1 1 1 1 1 MAX 14 11 15 16 13 17 240 ns ns ns UNIT
tw
Q or Q
90
100
110
90
110
90
110
ms
0.9
1 1
1.1
0.9
1.1
0.9
1.1
ms %
PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.
8
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
SN54LV123A, SN74LV123A DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS
SCLS393B - APRIL 1998 - REVISED MAY 2000
operating characteristics, TA = 25C
PARAMETER Cpd d Power dissipation capacitance TEST CONDITIONS CL = 50 pF pF, f = 10 MHz VCC 3.3 V 5V TYP 44 49 UNIT pF
PARAMETER MEASUREMENT INFORMATION
From Output Under Test CL (see Note A) Test Point Inputs or Outputs tw VCC 50% VCC 50% VCC 0V LOAD CIRCUIT VCC 50% VCC 0V VCC 50% VCC 0V tPLH In-Phase Output tPHL Out-of-Phase Output VOH 50% VCC VOL VOLTAGE WAVEFORMS DELAY TIMES Out-of-Phase Output VOH 50% VCC VOL In-Phase Output tPHL 50% VCC VOLTAGE WAVEFORMS DELAY TIMES tPLH 50% VCC tPHL VOH 50% VCC VOL tPLH VOH 50% VCC VOL Input CLR (see Note B) VCC 50% VCC 50% VCC 0V VOLTAGE WAVEFORMS PULSE DURATION
Input A (see Note B)
Input B (see Note B)
NOTES: A. CL includes probe and jig capacitance. B. All input pulses are supplied by generators having the following characteristics: PRR 1 MHz, ZO = 50 , tr C. The outputs are measured one at a time with one input transition per measurement.
+ 3 ns, tf + 3 ns.
Figure 1. Load Circuit and Voltage Waveforms
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
9
SN54LV123A, SN74LV123A DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS
SCLS393B - APRIL 1998 - REVISED MAY 2000
APPLICATION INFORMATION caution in use
To prevent malfunctions due to noise, connect a high-frequency capacitor between VCC and GND, and keep the wiring between the external components and Cext and Rext/Cext terminals as short as possible.
power-down considerations
Large values of Cext may cause problems when powering down the 'LV123A because of the amount of energy stored in the capacitor. When a system containing this device is powered down, the capacitor may discharge from VCC through the protection diodes at pin 7 or pin 15. Current through the input protection diodes must be limited to 20 mA; therefore, the turn-off time of the VCC power supply must not be faster than t = VCC x Cext/20 mA. For example, if VCC = 5 V and Cext = 22 pF, the VCC supply must turn off no faster than t = (5 V) x (22 pF)/20mA = 5.5 ms. Usually, this is not a problem because power supplies are heavily filtered and cannot discharge at this rate. When a more rapid decrease of VCC to zero occurs, the 'LV123A may sustain damage. To avoid this possibility, use external clamping diodes.
output pulse duration
The output pulse duration, tw, is determined primarily by the values of the external capacitance (CT) and timing resistance (RT). The timing components are connected as shown in Figure 2.
VCC
RT
CT
To Rext/Cext Terminal
To Cext Terminal
Figure 2. Timing-Component Connections The pulse duration is given by: tw
+K
RT
CT
(1)
if CT is 1000 pF, K = 1.0 or if CT is < 1000 pF, K can be determined from Figure 9 where: tw RT CT K = pulse duration in ns = external timing resistance in k = external capacitance in pF = multiplier factor
Equation 1 and Figures 5 or 6 can be used to determine values for pulse duration, external resistance, and external capacitance.
10
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
SN54LV123A, SN74LV123A DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS
SCLS393B - APRIL 1998 - REVISED MAY 2000
APPLICATION INFORMATION retriggering data
The minimum input retriggering time (tMIR) is the minimum time required after the initial signal before retriggering the input. After tMIR, the device retriggers the output. Experimentally, it also can be shown that, to retrigger the output pulse, the two adjacent input signals should be tMIR apart, where tMIR = 0.30 x tw. The retrigger pulse duration is calculated as shown in Figure 3.
tMIR Input tPLH tRT tw
tRT = tw + tPLH = (K x RT x CT) + tPLH Where: tMIR = Minimum Input Retriggering Time tPLH = Propagation Delay tRT = Retrigger Time tw = Output Pulse Duration Before Retriggering
Output
Figure 3. Retrigger Pulse Duration The minimum value from the end of the input pulse to the beginning of the retriggered output should be approximately 15 ns to ensure a retriggered output. This is illustrated in Figure 4.
Input
tMRT Output
tMRT = Minimum Time Between the End of the Second Input Pulse and the Beginning of the Retriggered Output tMRT = 15 ns
Figure 4. Input/Output Requirements
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
11
SN54LV123A, SN74LV123A DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS
SCLS393B - APRIL 1998 - REVISED MAY 2000
APPLICATION INFORMATION
OUTPUT PULSE DURATION vs EXTERNAL TIMING CAPACITANCE
1.00E+07 VCC = 3 V TA = 25C t w - Output Pulse Duration - ns 1.00E+07
OUTPUT PULSE DURATION vs EXTERNAL TIMING CAPACITANCE
VCC = 4.5 V TA = 25C
t w - Output Pulse Duration - ns
1.00E+06 RT = 1 M 1.00E+05 RT = 100 k 1.00E+04 RT = 10 k 1.00E+03 RT = 1 k 1.00E+02 101 102 103 104 105
1.00E+06 RT = 1 M 1.00E+05 RT = 100 k 1.00E+04 RT = 10 k 1.00E+03 RT = 1 k 1.00E+02 101 102 103 104 105
CT - External Timing Capacitance - pF
CT - External Timing Capacitance - pF
Figure 5
VARIATION IN OUTPUT PULSE DURATION vs TEMPERATURE
14% 12% Variation in Output Pulse Duration 10% 8% 6% 4% 2% 0% -2% -4% -6% -60 -40 -20 0 20 40 60 80 100 120 tw = 866 ns at: VCC = 5 V RT = 10 k CT = 50 pF TA = 25C
Figure 6
VCC = 2.5 V VCC = 3 V VCC = 3.5 V VCC = 4 V VCC = 5 V VCC = 6 V VCC = 7 V
140
160
180
Temperature - C
Figure 7
Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.
12
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
SN54LV123A, SN74LV123A DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS
SCLS393B - APRIL 1998 - REVISED MAY 2000
APPLICATION INFORMATION
MINIMUM TRIGGER TIME vs VCC CHARACTERISTICS
10.00 RT = 1 k TA = 25C Output Pulse Duration Constant - K t rr - Minimum Retrigger Time - s CT = 0.01 F 1.00 1.20
OUTPUT PULSE DURATION CONSTANT vs SUPPLY VOLTAGE
RT = 10 k TA = 25C tw = K x C T x R T
1.15
1.10 CT = 1000 pF 1.05 CT = 0.01 F CT = 0.1 F 0.95
CT = 1000 pF 0.10 CT = 100 pF
1.00
0.01 0 1 2 3 4 5 6 VCC - Supply Voltage - V
0.90 1.5
2
2.5 3 3.5 4 4.5 5 VCC - Supply Voltage - V
5.5
6
Figure 8
Figure 9
EXTERNAL CAPACITANCE vs MULTIPLIER FACTOR
0.001 C T - External Capacitor Value - F Relative Frequency of Occurrence For Capacitor Values of 0.001 F or Greater, K = 1.0 (K is Independent of R)
DISTRIBUTION OF UNITS vs OUTPUT PULSE DURATION
VCC = 5 V TA = 25C CT = 50 pF RT = 10 k Mean = 856 ns Median = 856 ns Std. Dev. = 3.5 ns
0.0001
TA = 25C VCC = 5 V 0.00001 1.00 -3 Std. Dev. 1.50 2.00 2.50 3.00 3.50 4.00 4.50 99% of Data Units Median Multiplier Factor - K +3 Std. Dev.
tw - Output Pulse Duration
Figure 10
Figure 11
Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
13
IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. Customers are responsible for their applications using TI components. In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.
Copyright (c) 2000, Texas Instruments Incorporated

▲Up To Search▲

Price & Availability of SCLS393B

	To Download SCLS393B Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .