View SDZS006_1001891.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

SN10KHT5540 OCTAL ECL-TO-TTL TRANSLATOR WITH 3-STATE OUTPUTS
SDZS006 - DECEMBER 1990
* * * * * *
10KH Compatible ECL and TTL Control Inputs Inverting Outputs Flow-Through Architecture Optimizes PCB Layout Center Pin VCC, VEE, and GND Configurations Minimize High-Speed Switching Noise Package Options Include "Small Outline" Packages and Standard Plastic 300-mil DIPs
DW OR NT PACKAGE (T0P VIEW)
Y1 Y2 Y3 Y4 VCC GND GND GND Y5 Y6 Y7 Y8
1 2 3 4 5 6 7 8 9 10 11 12
24 23 22 21 20 19 18 17 16 15 14 13
A1 A2 A3 A4 OE2 (TTL) VEE GND OE1 (ECL) A5 A6 A7 A8
description
This octal ECL-to-TTL translator is designed to provide a efficient translation between a 10KH ECL signal environment and a TTL signal environment. This device is designed specifically to improve the performance and density of ECL-to-TTL CPU/bus-oriented functions such as memory-address drivers, clock drivers, and bus-oriented receivers and transmitters. Two output enable pins, OE1 and OE2, are provided. These control inputs are ANDed together with OE1 being ECL compatible and OE2 being TTL compatible. This offers the choice of controlling the outputs of the device from either a TTL or ECL signal environment. The SN10KHT5540 is characterized for operation from 0C to 75C.
FUNCTION TABLE OUTPUT ENABLE OE1 X H L L OE2 H X L L DATA INPUT A X X L H OUTPUT (TTL) Y Z Z H L
logic symbol
OE1 17 ECL/TTL & EN
OE2 20 A1 24 23 A2 22 A3 21 A4 16 A5 15 A6 14 A7 13 A8 ECL/TTL 1 Y1 2 Y2 3 Y3 4 Y4 9 Y5 10 Y6 11 Y7 12 Y8
This symbol is in accordance with ANSI/IEEE STD 91-1984 and IEC Publication 617-12.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
Copyright (c) 1990, Texas Instruments Incorporated
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
1
SN10KHT5540 OCTAL ECL-TO-TTL TRANSLATOR WITH 3-STATE OUTPUTS
SDZS006 - DECEMBER 1990
logic diagram (positive logic)
A1 24 ECL/TTL 1 Y1
A2
23
ECL/TTL
2
Y2
A3
22
ECL/TTL
3
Y3
A4
21
ECL/TTL
4
Y4
OE1 OE2
17 20
ECL/TTL
A5 A6
16
ECL/TTL
9
Y5 Y6
15
ECL/TTL
10
A7
14
ECL/TTL
11
Y7
A8
13
ECL/TTL
12
Y8
2
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
SN10KHT5540 OCTAL ECL-TO-TTL TRANSLATOR WITH 3-STATE OUTPUTS
SDZS006 - DECEMBER 1990
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 0.5 V to 7 V Supply voltage range, VEE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 8 V to 0 V Input voltage range (TTL) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 1.2 V to 7 V Input voltage range (ECL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VEE to 0 V Voltage applied to any output in the disabled or power-off state . . . . . . . . . . . . . . . . . . . . . . . . - 0.5 V to 5.5 V Voltage applied to any output in the high state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 0.5 V to VCC Input current range (TTL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 30 mA to 5 mA Current into any output in the low state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96 mA Operating free-air temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0C to 75C Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 65C to 150C
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: The TTL input voltage ratings may be exceeded provided the input current ratings are observed.
recommended operating conditions
MIN VCC VEE VIH VIL VIH TTL supply voltage ECL supply voltage TTL high-level input voltage TTL low-level input voltage ECL high-level input voltage TA = 0C TA = 25C TA = 75C TA = 0C VIL IIK IOH ECL low-level input voltage TTL input clamp current High-level output current TA = 25C TA = 75C - 1170 - 1130 - 1070 - 1950 - 1950 - 1950 4.5 - 4.94 2 0.8 - 840 - 810 - 735 - 1480 - 1480 - 1450 - 18 - 15 mA mA mV mV NOM 5 - 5.2 MAX 5.5 - 5.46 UNIT V V V V
IOL Low-level output current 48 mA TA Operating free-air temperature 0 75 C The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic levels only.
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
3
SN10KHT5540 OCTAL ECL-TO-TTL TRANSLATOR WITH 3-STATE OUTPUTS
SDZS006 - DECEMBER 1990
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER VIK VOH VOL II IIH IIL IIH OE2 only OE2 only OE2 only Data inputs and OE1 OE2 only VCC = 4.5 V, VCC = 4.5 V, VCC = 4.5 V, VCC = 4.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5 V, TEST CONDITIONS VEE = - 4.94 V, VEE = - 5.2 V 5%, VEE = - 5.2 V 5%, VEE = - 5.2 V 5%, VEE = - 5.46 V, VEE = - 5.46 V, VEE = - 5.46 V, VEE = - 5.46 V, VEE = - 5.46 V, VEE = - 5.46 V, VEE = - 5.46 V, VEE = - 5.46 V, VEE = - 5.46 V, VEE = - 5.46 V, VEE = - 5.46 V VEE = - 5.46 V VEE = - 5.46 V VEE = - 5.46 V VEE = - 5.2 V II = - 18 mA IOH = - 3 mA IOH = - 15 mA IOL = 48 mA VI = 7 V VI = 2.7 V VI = 0.5 V VI = - 840 mV VI = - 810 mV VI = - 735 mV VI = - 1950 mV VO = 2.7 V VO = 0.5 V VO = 0 - 100 67 84 81 - 23 5 7 TA = 0C TA = 25C TA = 75C TA = 0C TA = 25C TA = 75C 0.5 0.5 0.5 50 - 50 - 225 97 120 116 - 33 A A mA mA mA mA mA pF pF A MIN 2.4 2 TYP 3.3 3.1 0.38 0.55 0.1 20 - 0.5 350 350 350 A V V mA A mA MAX - 1.2 UNIT V
IIL IOZH IOZL IOS ICCH ICCL ICCZ IEE Ci
Data inputs and OE1
Co VCC = 5 V, VEE = - 5.2 V All typical values are at VCC = 5 V, VEE = - 5.2 V, TA = 25C. Not more than one output should be tested at a time and the duration of the test should not exceed 10 ms.
switching characteristics over recommended ranges of operating free-air temperature and supply voltage (see Figure 1)
PARAMETER FROM (INPUT) TO (OUTPUT) CL = 50 pF, R1 = 500 , R2 = 500 MIN TYP MAX 1.6 1.6 2.4 3.5 2.8 2.2 1.4 2.5 1.6 0.7 3.9 4.2 4.5 5.9 5.2 4.6 3.3 4.7 4.1 3.3 6.4 6.4 6.9 8.7 8.1 8 6.1 7.9 6.5 6.4 UNIT
tPLH tPHL tPZH tPZL tPHZ tPLZ tPZH tPZL tPHZ tPLZ
A OE1 OE1 OE2 OE2
Y Y Y Y Y
ns ns ns ns ns
All typical values are at VCC = 5 V, VEE = - 5.2 V, TA = 25C.
4
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
SN10KHT5540 OCTAL ECL-TO-TTL TRANSLATOR WITH 3-STATE OUTPUTS
SDZS006 - DECEMBER 1990
PARAMETER MEASUREMENT INFORMATION
7V S1 Open SWITCH POSITION TABLE R1 From Output Under Test CL (See Note A) R2 Test Point TEST tPLH tPHL tPZH tPZL tPHZ tPLZ S1 Open Open Open Closed Open Closed
LOAD CIRCUIT tr ECL Input (See Note C) 20% tPHL 80% 50% 80% 50% 20% tPLH VOH Out-of-Phase TTL Output 1.5 V 1.5 V VOL ECL INPUT PROPAGATION DELAY TIMES -890 mV Output Control (Low-level enabling) tPZL Output Waveform 1 (See Note D) 50% 50% Output Control (Low-level enabling) -1690 mV (See Note B) tPZL 3.5 V Output Waveform 1 (See Note D) 1.5 V 1.5 V 0 tPLZ 3.5 V 1.5 V 0.3 V VOL tPZH Output Waveform 2 (See Note D) tPHZ VOH 0.3 V 1.5 V 0 ECL ENABLE AND DISABLE TIMES TTL ENABLE AND DISABLE TIMES tPZH Output Waveform 2 (See Note D) tPHZ 0.3 V 1.5 V 0 VOH 3V tf - 890 mV
- 1690 mV
tPLZ
1.5 V 0.3 V VOL
NOTES: A.CL includes probe and jig capacitance. B. For TTL inputs, input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Zo = 50 , tr 2.5 ns, tf 2.5 ns. C. For ECL inputs, input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Zo = 50 , tr 1.5 ns, tf 1.5 ns. D. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. E. The outputs are measured one at a time with one transition per measurement.
FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
5
IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK. In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.
Copyright (c) 1998, Texas Instruments Incorporated

▲Up To Search▲

Price & Availability of SDZS006

	To Download SDZS006 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .