View SMMS689_1003916.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

TM4SP64KPU 4194304 BY 64-BIT TM8SP64KPU 8388608 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES
SMMS689 - AUGUST 1997
D D D D D D D D
Organization: - TM4SP64KPU . . . 4 194 304 x 64 Bits - TM8SP64KPU . . . 8 388 608 x 64 Bits Single 3.3-V Power Supply (10% Tolerance) Designed for 66-MHz 4-Clock Systems JEDEC 168-Pin Dual-In-Line Memory Module (DIMM) Without Buffer for Use With Socket TM4SP64KPU -- Uses Four 64M-Bit Synchronous Dynamic RAMs (SDRAMs) (4M x 16-Bit) in Plastic Thin Small-Outline Packages (TSOPs) TM8SP64KPU -- Uses Eight 64M-Bit SDRAMs (4M x 16-Bit) in Plastic TSOPs Byte-Read/Write Capability Performance Ranges:
SYNCHRONOUS CLOCK CYCLE TIME tCK3 tCK2 ACCESS TIME CLOCK TO OUTPUT tAC3 tAC3 9 ns 9.5 ns 9 ns 9.5 ns 64 ms REFRESH INTERVAL tREF
D D D D D D D D D
High-Speed, Low-Noise Low-Voltage TTL (LVTTL) Interface Read Latencies 2 and 3 Supported Support Burst-Interleave and Burst-Interrupt Operations Burst Length Programmable to 1, 2, 4, 8, and Full Page Four Banks for On-Chip Interleaving (Gapless Access) Ambient Temperature Range 0C to 70C Gold-Plated Contacts Pipeline Architecture Serial Presence-Detect (SPD) Using EEPROM
'xSP64KPU-10 'xSP64KPU-12
10 ns 12 ns
15 ns 15 ns
description
The TM4SP64KPU is a 32M-byte, 168-pin dual-in-line memory module (DIMM). The DIMM is composed of fourTMS664164DGE, 4 194 304 x 16-bit SDRAMs, each in a 400-mil, 54-pin plastic thin small-outline package (TSOP) mounted on a substrate with decoupling capacitors. See the TMS664164 data sheet (literature number SMOS690). The TM8SP64KPU is a 64M-byte, 168-pin DIMM. The DIMM is composed of eight TMS664164DGE, 4 194 304 x 16-bit SDRAMs, each in a 400-mil, 54-pin plastic TSOP mounted on a substrate with decoupling capacitors. See the TMS664164 data sheet (literature number SMOS690).
operation
The TM4SP64KPU operates as four TMS664164DGE devices that are connected as shown in the TM4SP64KPU functional block diagram. The TM8SP64KPU operates as eight TMS664164DGE devices connected as shown in the TM8SP64KPU functional block diagram.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright (c) 1997, Texas Instruments Incorporated
PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
1
PRODUCT PREVIEW
TM4SP64KPU 4194304 BY 64-BIT TM8SP64KPU 8388608 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES
SMMS689 - AUGUST 1997
DUAL-IN-LINE MEMORY MODULE ( TOP VIEW )
TM4SP64KPU ( SIDE VIEW )
TM8SP64KPU ( SIDE VIEW ) A[0:11] A[0:7] A13/BA0 A12/BA1 CAS CKE[0:1] CK[0:3] DQ[0:63] DQMB[0:7] NC RAS S[0:3] SA[0:2] SCL SDA VDD VSS WE
PIN NOMENCLATURE Row Address Inputs Column Address Inputs Bank-Select Zero Bank-Select One Column-Address Strobe Clock Enable System Clock Data-In / Data-Out Data-In/Data-Out Mask Enable No Connect Row-Address Strobe Chip-Select Serial Presence-Detect (SPD) Device Address Input SPD Clock SPD Address / Data 3.3-V Supply Ground Write Enable
1
10 11
PRODUCT PREVIEW
40
41
84
2
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
AAAAAA A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAA A A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA A AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAA A A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A A AA AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAA A A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AA AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAA A A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A A AA AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAA A AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAA A A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A A AA AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AA A A A A A A AA AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAA A AA AA A AAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAA AAA AAAAAAAAAA A AA AA A A AA AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAA AAAAAAA
NO. 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 10 11 9 8 7 6 5 4 3 2 1 PIN A12/BA1 DQMB1 DQMB0 NAME DQ15 VDD DQ14 DQ13 DQ12 DQ10 DQ11 VDD VDD VDD WE VDD DQ4 VSS DQ9 DQ8 DQ7 DQ6 DQ5 DQ3 DQ2 DQ1 VSS DQ0 VSS A0 VSS NC CK0 A10 NC NC NC NC A8 A6 A4 A2 S0 NO. 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 PIN NAME DQMB3 DQMB2
POST OFFICE BOX 1443
Pin Assignments
DQ31
DQ30
DQ29
VDD DQ28
DQ27
DQ26
DQ25
VSS DQ24
DQ17
VSS DQ16
VDD NC
VSS NC
NC
NC
NC
NC
S2
NO.
TM4SP64KPU 4194304 BY 64-BIT TM8SP64KPU 8388608 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES
98
97
96
95
94
93
92
91
90
89
88
87
86
85
PIN NAME
DQ42
VSS DQ41
DQ40
DQ39
DQ38
DQ37
VDD DQ36
DQ35
DQ34
DQ33
VSS DQ32
NO.
140
VSS 139AAAAAA DQ48
138
137
136
135
134
133
132
131
130AAAAAA DQMB6
129
128
127
PIN NAME
DQMB7
DQ49
VSS CKE0
SMMS689 - AUGUST 1997
VDD NC
NC
NC
NC
NC
S3
PRODUCT PREVIEW
DQ23
DQ22
VSS DQ21
CKE1
VDD DQ20
DQ19
DQ18
VDD
SDA
VSS CK2
SCL
NC
NC
NC
NC
* HOUSTON, TEXAS 77251-1443
126 125 124 123 122 121 120 109 108 107 106 105 104 103 102 101 100 119 118 117 116 115 114 113 112 110 111 99 A13/BA0 DQMB5 DQMB4 DQ47 VDD DQ46 DQ45 DQ44 DQ43 VDD CK1 VDD CAS RAS VSS A1 VSS NC A11 NC NC NC NC A9 A7 A5 A3 S1 168 167 166 165 164 163 162 161 160 159 158 157 156AAAAAA DQ59 155 154 153 152 151 150 149 148 147 146 145 144 143 142 141 DQ63 DQ62 DQ61 VDD DQ60 DQ58 DQ57 VSS DQ56 DQ55 DQ54 VSS DQ53 VDD DQ52 DQ51 DQ50 VDD VSS CK3 SA2 SA1 SA0 NC NC NC NC
3
TM4SP64KPU 4194304 BY 64-BIT TM8SP64KPU 8388608 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES
SMMS689 - AUGUST 1997
dual-in-line memory module and components
The dual-in-line memory module and components include:
D D D
PC substrate: 1,27 0,1 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage Bypass capacitors: Multilayer ceramic Contact area: Nickel plate and gold plate over copper
functional block diagram for the TM4SP64KPU
S0 CS DQMB0 R DQ[0:7] DQMB1 8 DQM U0 DQ[0:7] DQM R DQ[8:15] 8 DQ[0:7] DQ[32:39] DQMB4 R 8 CS DQM U2 DQ[0:7] DQM R DQ[40:47] 8 DQ[0:7] CK3 C R = 10 RC = 10 C = 10 pF CS DQMB2 R DQ[16:23] DQMB3 R DQ[24:31] 8 8 DQM U1 DQ[0:7] DQM DQ[0:7] DQ[48:55] DQMB7 R DQ[56:63] 8 DQMB6 R 8 CS DQM U3 DQ[0:7] DQM VSS DQ[0:7] VDD U[0:3] Two 0.1 F (minimum) per SDRAM U[0:3] CK0 RC CK: U0, U1 RC CK: U2, U3 RC CK1 C DQMB5 RC CK2 C RC
PRODUCT PREVIEW
S2
CKE0 RAS CAS WE A[0:13]
CKE: SDRAM U[0:3] RAS: SDRAM U[0:3] CAS: SDRAM U[0:3] WE: SDRAM U[0:3] A[0:13]: SDRAM U[0:3]
SPD EEPROM SCL A0 SA0 A1 SA1 A2 SA2 SDA
LEGEND: CS = SPD =
Chip select Serial Presence Detect
4
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TM4SP64KPU 4194304 BY 64-BIT TM8SP64KPU 8388608 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES
SMMS689 - AUGUST 1997
functional block diagram for the TM8SP64KPU
S0 CS DQMB0 R DQ[0:7] DQMB1 R DQ[32:39] S2 CS DQMB2 R DQ[16:23] DQMB3 R DQ[48:53] S0 CS DQMB4 R DQ[8:15] DQMB5 R DQ[40:47] S2 CS DQMB6 DQ[24:31] DQMB7 R DQ[56:63] 8 R 8 DQM U3 8 8 DQM DQ[0:7] DQM DQ[0:7] S3 CS DQM UB3 DQ[0:7] DQM SCL DQ[0:7] DQ[0:7] A0 SA0 A1 SA1 A2 SA2 SPD EEPROM SDA U2 8 8 DQM U1 8 8 DQM DQ[0:7] DQM DQ[0:7] S3 CK3 CS DQM UB1 DQ[0:7] DQM DQ[0:7] S1 CS DQM UB2 DQ[0:7] DQM CKE1 DQ[0:7] CKE0 RAS CAS WE A[0:13] CKE: SDRAM U[0:3] RAS: SDRAM U[0:3], UB[0:3] CAS: SDRAM U[0:3], UB[0:3] WE: SDRAM U[0:3], UB[0:3] A[0:13]: SDRAM U[0:3], UB[0:3] CKE:UB[0:3] VSS VDD 10K VDD U[0:3], UB[0:3] Two 0.1 F (minimum) per SDRAM U[0:3], UB[0:3] R = 10 RC = 10 C = 10 pF C U0 S1 CS DQM UB0 DQ[0:7] DQM DQ[0:7] CK2 C RC CK1 CK0 RC CK: U0, U4 RC CK: U1, U5 RC CK: UB0, UB1 RC CK: UB2,UB3 RC
DQ[0:7] DQM DQ[0:7]
DQ[0:7] DQM
LEGEND: CS = SPD =
Chip select Serial Presence Detect
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
5
PRODUCT PREVIEW
TM4SP64KPU 4194304 BY 64-BIT TM8SP64KPU 8388608 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES
SMMS689 - AUGUST 1997
absolute maximum ratings over ambient temperature range (unless otherwise noted)
Supply voltage range, VDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 4.6 V Voltage range on any pin (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 0.5 V to 4.6 V Short-circuit output current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA Power dissipation: TM4SP64KPU . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 W TM8SP64KPU . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 W Ambient temperature range, TA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0C to 70C Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 55C to 125C
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: All voltage values are with respect to VSS.
AAA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A AAA A A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A AAA A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A AAAA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A AAA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A AAA A AAA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A AAA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A AAA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A AAA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A AAA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A AAA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A AAA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A AAA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A AAA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A AAA AAA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA
MIN 3 2 2 0 NOM MAX 3.6 UNIT V V V V V VDD VSS Supply voltage Supply voltage 3.3 0 VIH VIH-SPD VIL TA High-level input voltage Low-level input voltage Ambient temperature High-level input voltage for SPD device VDD + 0.3 5.5 0.8 70 -0.3 C
recommended operating conditions
PRODUCT PREVIEW
capacitance over recommended ranges of supply voltage and ambient temperature, f = 1 MHz (see Note 2)
PARAMETER TM4SP64KPU MIN TM8SP64KPU MIN MAX MAX UNIT pF pF pF pF pF pF pF pF
Ci(CK) Ci(AC) Co
Input capacitance, CK input
22 22 22 10 7 9 7 12
22 42 22 16 12 12 9 7
Input capacitance, address and control inputs: A0 - A13, RAS, CAS, WE Input capacitance, CKE input Output capacitance
Ci(CKE)
Ci(DQMBx) Ci(Sx) Ci/o(SDA) Ci(SPD)
Input capacitance, DQMBx input Input capacitance, Sx input
Input/output capacitance, SDA input
Input capacitance, SA0, SA1, SA2, SCL inputs
NOTE 2: VDD = 3.3 V 0.3 V. Bias on pins under test is 0 V.
6
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TM4SP64KPU 4194304 BY 64-BIT TM8SP64KPU 8388608 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES
SMMS689 - AUGUST 1997
electrical characteristics over recommended ranges of supply voltage and ambient temperature (unless otherwise noted) (see Note 3)
AA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A A A A A A A AAAAA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AAAAAAAAAAAA AAAAAAAAAAAAAAAAAA AAAA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAA A A AAAA A A AAA A A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAA A A A A A AAAA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A A A AAA A A A A AAAA A AAAA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A AAA A A A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AAAAA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A AAAA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A AAA AAAAAAAAAAAAAAAAAAAAAAA AAAA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAA AAAA A A AAAA A A AAA A AAA A A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A AAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AAA A A A A A AAA A AA A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AAAA A A AAAA A A A A AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAA A A A A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAA A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAA A A
PARAMETER TEST CONDITIONS '4SP64KPU-10 MIN 2.4 '4SP64KPU-12 MIN MAX 2.4 MAX UNIT V V VOH VOL II High-level output voltage Low-level output voltage Input current (leakage) IOH = - 2 mA IOL = 2 mA 0.4 0.4 0 V < VI < VDD + 0.3 V, All other pins = 0 V to VDD 0 V < VO < VDD +0.3 V, Output disabled
TM4SP64KPU
"10 "10
"10 "10
A A
IO
Output current (leakage)
ICC1
Operating current
Burst length = 1, tRC tRC MIN, , IOH/IOL = 0 mA (See Notes 4, 5, and 6)
CAS latency = 2 CAS latency = 3
480 540 8 8
460 480
mA mA mA mA mA mA mA mA mA mA mA mA mA mA
ICC2P ICC2PS
Precharge standby current in g y power-down mode
CKE VIL MAX, tCK = 15 ns (see Note 7)
8 8
CKE and CK VIL MAX, tCK = (see Note 8)
12 40 40
12 40 40
ICC3P
ICC3PS ICC3N
Active standby current power-down mode
in
CKE VIL MAX, tCK = 15 ns (see Notes 4 and 7) CKE and CK VIL MAX, tCK = (see Notes 4 and 8)
ICC3NS
Precharge standby current in non-power-down mode
CKE VIH MIN, tCK = 15 ns (see Notes 4 and 7) CKE VIH MIN, CK VIL MAX, tCK = (see Notes 4 and 8)
280 80
260
80
ICC4
Burst current
Page burst, IOH/IOL = 0 mA CAS latency = 2 All banks activated, , nCCD = one cycle CAS latency = 3 (see Notes 9 and 10) tRC tRC MIN (see Notes 5 and 8) CAS latency = 2 CAS latency = 3
580 860 660 780
560 720 640 640
ICC5
Auto refresh current Auto-refresh
ICC6 Self-refresh current CKE VIL MAX 8 8 mA NOTES: 3. All specifications apply to the device after power-up initialization. All control and address inputs must be stable and valid.. 4. Only one bank is activated. 5. tRC MIN 6. Control and address inputs change state only twice during tRC. 7. Control and address inputs change state only once every 30 ns. 8. Control and address inputs do not change (stable). 9. Control and address inputs change only once every cycle. 10. Continuous burst access, nCCD = 1 cycle
w
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
7
PRODUCT PREVIEW
ICC2NAAAAAAAAA VIH MIN, tCK = 15 ns (see Note 7) Active standby current in CKE y ICC2NS non-power-down mode tCK = (see Note 8)
160
160
TM4SP64KPU 4194304 BY 64-BIT TM8SP64KPU 8388608 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES
SMMS689 - AUGUST 1997
electrical characteristics over recommended ranges of supply voltage and ambient temperature (unless otherwise noted) (see Note 3)
AA A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAA AA AAAAAAAAAAAAAAAAAA A A A A A A A AAAAAA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AAAAAAAAAAAA AAA A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAA AA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAA AA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAA AAA AA AAA AA AA AA A A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A AAA AA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAA AA AAAAAAAAAAAAAAAAAAAAAAAA AAA AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AAAA AA AAA AA AAA AA AA AA A A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAA AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAA A A A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AAAA AA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAA AA AAA AA A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAA AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAA AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAA AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAA AA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAA AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAA AAA AA AAA AA AA AA AA AA A A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A A AAA A A A A AAA A A A A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A AAA AA AAA AA A A A A AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAA AA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAA A A A A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAA AA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAA AA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAA AA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAA AA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAA AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAA AA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAA AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAA A A
PARAMETER TEST CONDITIONS '8SP64KPU-10 MIN 2.4 '8SP64KPU-12 MIN MAX 2.4 MAX UNIT V V VOH VOL II High-level output voltage Low-level output voltage Input current (leakage) IOH = - 2 mA IOL = 2 mA 0.4 0.4 0 V < VI < VDD + 0.3 V, All other pins = 0 V to VDD 0 V < VO < VDD +0.3 V, Output disabled
TM8SP64KPU
"20 "20
"20 "20
A A
IO
Output current (leakage)
ICC1
Operating current
Burst length = 1, tRC tRC MIN IOH/IOL = 0 mA (See Notes 4, 5, and 6)
CAS latency = 2 CAS latency = 3
488 548 16 16 24 80 80
468 488
mA mA mA mA mA mA mA mA
ICC2P ICC2PS
Precharge standby current in g y power-down mode Precharge standby current in g y non-power-down mode Active standby current power-down mode
CKE VIL MAX, tCK = 15 ns (see Note 7) CKE VIH MIN, tCK = 15 ns (see Note 7)
16 16 24 80 80
CKE and CK VIL MAX, tCK = (see Note 8)
PRODUCT PREVIEW
ICC2N ICC2NS ICC3P
320
320
in
tCK = (see Note 8) CKE VIL MAX, tCK = 15 ns (see Notes 4 and 7) CKE and CK VIL MAX, tCK = (see Notes 4 and 8)
ICC3PS ICC3N
ICC3NS
Active standby current non-power-down mode
in
CKE VIH MIN, tCK = 15 ns (see Notes 4 and 7) CKE VIH MIN, CK VIL MAX, tCK = (see Notes 4 and 8)
560 160 588 868 668 788 16
520AAA mA 160 568 728 648 648 mA mA mA mA mA mA
ICC4
Burst current
Page burst, IOH/IOL = 0 mA CAS latency = 2 All banks activated, , nCCD = one cycle CAS latency = 3 (see Notes 9 and 10) tRC tRC MIN (see Notes 5 and 8) CKE VIL MAX CAS latency = 2 CAS latency = 3
ICC5 ICC6
Auto refresh current Auto-refresh Self-refresh current
16
NOTES: 3. 4. 5. 6. 7. 8. 9. 10.
All specifications apply to the device after power-up initialization. All control and address inputs must be stable and valid. Only one bank is activated. tRC MIN Control, DQ, and address inputs change state twice during tRC. Control, DQ, and address inputs change state once every 30 ns. Control, DQ, and address inputs do not change. Control, DQ, and address inputs change once every cycle. Continuous burst access, nCCD = 1 cycle
w
8
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TM4SP64KPU 4194304 BY 64-BIT TM8SP64KPU 8388608 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES
SMMS689 - AUGUST 1997
ac timing requirements
'xSP64KPU-10 MIN tCK2 tCK3 tCH tCL tAC2 tAC3 tOH tLZ tHZ tIS tIH tCESP tRAS tRC tRCD tRP tRRD tRSA tAPR tAPW tWR Cycle time, CK Cycle time, CK Pulse duration, CK high Pulse duraction, CK low Access time, CK high to data out (see Note 11) Access time, CK high to data out (see Note 11) Hold time, CK high to data out Delay time, CK high to DQ in low-impedance state (see Note 12) Delay time, CK high to DQ in high-impedance state (see Note 13) Setup time, address, control, and data input Hold time, address, control, and data input time address control Power down/self-refresh exit time Delay time, ACTV command to DEAC or DCAB command Delay time, ACTV,MRS,REFR,or SLFR to ACTV,MRS,REFR,or SLFR command Delay time ACTV command to READ,READ-P,WRT,or WRT-P command (see Note 14) Delay time, DEAC or DCAB command to ACTV,MRS,REFR, or SLFR command Delay time,ACTV command in one bank to ACTV command in the other bank Delay time,MRS command to ACTV,MRS,REFR,or SLFR command Final data out of READ-P operation to ACTV,MRS,SLFR,or REFR command Final data in of WRT-P operation to ACTV,MRS,SLFR,or REFR command Delay time, final data in of WRT operation to DEAC or DCAB command 10 3 1 10 50 80 30 30 20 20 CAS latency = 2 CAS latency = 3 3 2 8 3 1 12 60 90 30 30 24 24 tRP -(CL-1)*tCK tRP + 1 tCK 12 CAS latency = 2 CAS latency = 3 15 10 3 3 9 7.5 3 2 8 MAX 'xSP64KPU-12 MIN 15 12 4 4 9.5 8 MAX UNIT ns ns ns ns ns ns ns ns ns ns ns ns ns
ns ns ns ns ns ns ns
tT Transition time 1 5 1 5 ms All references are made to the rising transition of CK unless otherwise noted. NOTES: 11. tAC is referenced from the rising transition of CK that precedes the data-out cycle. For example, the first data out tAC is referenced from the rising transition of ck that is read latency (one cycle after the READ command). Access time is measured at output reference level 1.4 V. 12. tLZ is measured from the rising transition of ck that is read latency (one cycle after the READ command). 13. tHZ (max) defines the time at which the outputs are no longer driven and is not referenced to output voltage levels. 14. For read or write operations with automatic deactivate, tRCD must be set to satisfy minimum tRAS.
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
9
PRODUCT PREVIEW
ns
TM4SP64KPU 4194304 BY 64-BIT TM8SP64KPU 8388608 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES
SMMS689 - AUGUST 1997
clock timing requirements
'xSP64KPU-10 MIN tREF nCCD nCDD nCLE nCWL nDID nDOD nHZP2 nHZP3 Refresh interval Delay time, READ or WRT command to an interrupting command Delay time, CS low or high to input enabled or inhibited Delay time, CKE high or low to CK enabled or disabled Delay time, final data in of WRT operation to READ, READ-P, WRT, or WRT-P Delay time, ENBL or MASK command to enabled or masked data in Delay time, ENBL or MASK command to enabled or masked data out Delay time, DEAC or DCAB, command to DQ in high-impedance state Delay time, DEAC or DCAB, command to DQ in high-impedance state CAS latency = 2 CAS latency = 3 1 0 1 1 0 2 0 2 2 3 0 1 MAX 64 1 0 1 1 0 2 0 2 2 3 0 1 'xSP64KPU-12 MIN MAX 64 UNIT ms cycle cycle cycle cycle cycle cycle cycle cycle
PRODUCT PREVIEW
nWCD Delay time, WRT command to first data in 0 0 0 0 cycle All references are made to the rising transition of CK unless otherwise noted. A CK cycle can be considered as contributing to a timing requirement for those parameters defined in cycle units only when not gated by CKE (those CK cycles occurring during the time when CKE is asserted low).
10
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TM4SP64KPU 4194304 BY 64-BIT TM8SP64KPU 8388608 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES
SMMS689 - AUGUST 1997
serial presence detect
The serial presence detect (SPD) is contained in a 2K-bit serial EEPROM located on the module. The SPD nonvolatile EEPROM contains various data such as module configuration, SDRAM organization, and timing parameters (see tables below). Only the first 128 bytes are programmed by Texas Instruments, while the remaining 128 bytes are available for customer use. Programming is done through an IIC bus using the clock (SCL) and data (SDA) signals. All Texas Instruments modules comply with the current JEDEC SPD Standard. See the Texas Instruments Serial Presence Detect Technical Reference (literature number SMMU001) for further details. Tables in this section list the SPD contents as follows: Table 1 -TM4SP64KPU Table 2 -TM8SP64KPU
Table 1. Serial Presence-Detect Data for the TM4SP64KPU
BYTE NO. 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 DESCRIPTION OF FUNCTION Defines number of bytes written into serial memory during module manufacturing Total number of bytes of SPD memory device Fundamental memory type (FPM, EDO, SDRAM, . . .) Number of row addresses on this assembly Number of column addresses on this assembly Number of module banks on this assembly Data width of this assembly Data width continuation Voltage interface standard of this assembly SDRAM cycle time at maximum supported CAS latency (CL), CL = X SDRAM access from clock at CL = X DIMM configuration type (non-parity, parity, error correcting code [ECC]) Refresh rate / type SDRAM width, primary DRAM Error-checking SDRAM data width Minimum clock delay, back-to-back random column addresses Burst lengths supported Number of banks on each SDRAM device CAS latencies supported CS latency Write latency SDRAM module attributes LVTTL tCK = 10 ns tAC = 7.5 ns Non-Parity 15.6 s/ self-refresh x16 N/A 1 CK cycle 1, 2, 4, 8, full page 4 banks 2, 3 0 0 Non-buffered/ Non-registered VDD tolerance = (+/- 10%) Burst read / write, precharge all, auto precharge tCK = 15 ns TM4SP64KPU-10 ITEM 128 bytes 256 bytes SDRAM 12 8 1 bank 64 bits DATA 80h 08h 04h 0Ch 08h 01h 40h 00h 01h A0h 75h 00h 80h 10h 00h 01h 8Fh 04h 06h 01h 01h 00h LVTTL tCK = 12 ns tAC = 8 ns Non-Parity 15.6 s/ self-refresh x16 N/A 1 CK cycle 1, 2, 4, 8, full page 4 banks 2, 3 0 0 Non-buffered/ Non-registered VDD tolerance = (+/-10%) Burst read / write, precharge all, auto precharge tCK = 15 ns TM4SP64KPU-12 ITEM 128 bytes 256 bytes SDRAM 12 8 1 bank 64 bits DATA 80h
04h 0Ch 08h 01h 40h 00h 01h C0h 80h 00h 80h 10h 00h 01h 8Fh 04h 06h 01h 01h 00h
22
SDRAM device attributes: general
0Eh
0Eh
23
Minimum clock cycle time at CL = X - 1
F0h
F0h
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
11
PRODUCT PREVIEW
08h
TM4SP64KPU 4194304 BY 64-BIT TM8SP64KPU 8388608 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES
SMMS689 - AUGUST 1997
serial presence detect (continued)
Table 1. Serial Presence-Detect Data for the TM4SP64KPU (Continued)
BYTE NO. 24 25 26 27 28 29 30 31 32 - 61 62 63 64 - 71 DESCRIPTION OF FUNCTION Maximum data-access time from clock at CL = X - 1 Minimum clock cycle time at CL = X - 2 Maximum data-access time from clock at CL = X - 2 Minimum row precharge time Minimum row-active to row-active delay Minimum RAS-to-CAS delay Minimum RAS pulse width Density of each bank on module Superset features (may be used in the future) SPD revision Checksum for byte 0 - 62 Manufacturer's JEDEC ID code per JEP - 106E Manufacturing location Manufacturer's part number Die revision code PCB revision code Manufacturing date Assembly serial number Manufacturer specific data Vendor specific data System integrator's specific data Open Rev. 1 60 97h TBD TBD TBD TBD TBD TBD TBD TBD TBD 01h 3Ch 9700...00h Rev. 1 122 97h TBD TBD TBD TBD TBD TBD TBD TBD TBD 01h 7Ah 9700...00h TM4SP64KPU-10 ITEM tAC = 9 ns N/A N/A tRP = 30 ns tRRD = 20 ns tRCD = 30 ns tRAS = 50 ns 32M Bytes DATA 90h 00h 00h 1Eh 14h 1Eh 32h 08h TM4SP64KPU-12 ITEM tAC = 9.5 ns N/A N/A tRP = 30ns tRRD = 24 ns tRCD = 30 ns tRAS = 60 ns 32M Bytes DATA 95h 00h 00h 1Eh 18h 1Eh 3Ch 08h
PRODUCT PREVIEW
72 73 - 90 91 92 93 - 94 95 - 98 99 - 125 126 - 127 128-166 167-255
TBD indicates values are determined at manufacturing time and are module dependent. These TBD values are determined and programmed by the customer (optional).
12
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TM4SP64KPU 4194304 BY 64-BIT TM8SP64KPU 8388608 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES
SMMS689 - AUGUST 1997
serial presence detect (continued)
Table 2. Serial Presence-Detect Data for the TM8SP64KPU
BYTE NO. 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 DESCRIPTION OF FUNCTION Defines number of bytes written into serial memory during module manufacturing Total number of bytes of SPD memory device Fundamental memory type (FPM, EDO, SDRAM, . . .) Number of row addresses on this assembly Number of column addresses on this assembly Number of module banks on this assembly Data width of this assembly Data width continuation Voltage interface standard of this assembly SDRAM cycle time at maximum supported CAS latency (CL), CL = X SDRAM access from clock at CL = X DIMM configuration type (non-parity, parity, error correcting code [ECC]) Refresh rate / type SDRAM width, primary DRAM Error-checking SDRAM data width Minimum clock delay, back-to-back random column addresses Burst lengths supported Number of banks on each SDRAM device CAS latencies supported CS latency Write latency SDRAM module attributes LVTTL tCK = 10 ns tAC = 7.5 ns Non-Parity 15.6 s/ self-refresh x16 N/A 1 CK cycle 1, 2, 4, 8, full page 4 banks 2, 3 0 0 Non-buffered/ Non-registered VDD tolerance = (+/-10%) Burst read / write, precharge all, auto precharge tCK = 15 ns tAC = 9 ns N/A N/A TM8SP64KPU-10 ITEM 128 bytes 256 bytes SDRAM 12 8 2 banks 64 bits DATA 80h 08h 04h 0Ch 08h 02h 40h 00h 01h A0h 75h 00h 80h 10h 00h 01h 8Fh 04h 06h 01h 01h 00h LVTTL tCK = 12 ns tAC = 8 ns Non-Parity 15.6 s/ self-refresh x16 N/A 1 CK cycle 1, 2, 4, 8, full page 4 banks 2, 3 0 0 Non-buffered/ Non-registered VDD tolerance = (+10%) , Burst read / write, precharge all, auto precharge tCK = 15 ns tAC = 9.5 ns N/A N/A TM8SP64KPU-12 ITEM 128 bytes 256 bytes SDRAM 12 8 2 banks 64 bits DATA 80h 08h 04h 0Ch 08h 02h 40h 00h 01h C0h 80h 00h 80h 10h 00h 01h 8Fh 04h 06h 01h 01h 00h
22
SDRAM device attributes: general
0Eh
0Eh
23 24 25 26
Minimum clock cycle time at CL = X - 1 Maximum data-access time from clock at CL = X - 1 Minimum clock cycle time at CL = X - 2 Maximum data-access time from clock at CL = X - 2
F0h 90h 00h 00h
F0h 95h 00h 00h
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
13
PRODUCT PREVIEW
TM4SP64KPU 4194304 BY 64-BIT TM8SP64KPU 8388608 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES
SMMS689 - AUGUST 1997
serial presence detect (continued)
Table 2. Serial Presence-Detect Data for the TM8SP64KPU (Continued)
BYTE NO. 27 28 29 30 31 32-61 62 63 64 - 71 72 73 - 90 91 DESCRIPTION OF FUNCTION Minimum row precharge time Minimum row-active to row-active delay Minimum RAS-to-CAS delay Minimum RAS pulse width Density of each bank on module Superset features (may be used in the future) SPD revision Checksum for byte 0 - 62 Manufacturer's JEDEC ID code per JEP - 106E Manufacturing location Manufacturer's part number Die revision code PCB revision code Manufacturing date Assembly serial number Manufacturer specific data Vendor specific data System integrator's specific data Open Rev. 1 61 97h TBD TBD TBD TBD TBD TBD TBD TBD TBD 01h 3Dh 9700...00h Rev. 1 123 97h TBD TBD TBD TBD TBD TBD TBD TBD TBD 01h 7Bh 9700...00h TM8SP64KPU-10 ITEM tRP = 30 ns tRRD = 20 ns tRCD = 30 ns tRAS =50 ns 32M Bytes DATA 1Eh 14h 1Eh 32h 08h TM8SP64KPU-12 ITEM tRP = 30 ns tRRD = 24 ns tRCD = 30 ns tRAS = 60 ns 32M Bytes DATA 1Eh 18h 1Eh 3Ch 08h
PRODUCT PREVIEW
92 93 - 94 95 - 98 99 - 125 126 - 127 128-166 167-255
TBD indicates values are determined at manufacturing time and are module dependent. These TBD values are determined and programmed by the customer (optional).
14
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TM4SP64KPU 4194304 BY 64-BIT TM8SP64KPU 8388608 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES
SMMS689 - AUGUST 1997
device symbolization (TM4SP64KPU)
TM4SP64KPU Unbuffered Key Position YY MM T -SS = = = =
-SS
YYMMT
3.3-V Voltage Key Position Year Code Month Code Assembly Site Code Speed Code
NOTE A: Location of symbolization may vary.
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
15
PRODUCT PREVIEW
TM4SP64KPU 4194304 BY 64-BIT TM8SP64KPU 8388608 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES
SMMS689 - AUGUST 1997
MECHANICAL DATA
BR (R-PDIM-N168) DUAL IN-LINE MEMORY MODULE
5.255 (133,48) 5.245 (133,22) Notch 0.157 (4,00) x 0.122 (3,10) Deep 2 Places
(Note D) Notch 0.079 (2,00) x 0.122 (3,10) Deep 2 Places 0.054 (1,37) 0.046 (1,17)
0.039 (1,00) TYP 0.125 (3,18)
0.050 (1,27) 0.125 (3,18)
0.014 (0,35) MAX 0.118 (3,00) TYP 0.700 (17,78) TYP 1.005 (25,53) 0.995 (25,27) 0.106 (2,70) MAX 0.157 (4,00) MAX (For Double Sided DIMM Only)
PRODUCT PREVIEW
0.118 (3,00) DIA 2 Places
4088180/A 07/97 NOTES: A. B. C. D. E. All linear dimensions are in inches (millimeters). This drawing is subject to change without notice. Falls within JEDEC MO-161 Dimension includes de-panelization variations; applies between notch and tab edge. Outline may vary above notches to allow router/panelization irregularities.
16
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
TM4SP64KPU 4194304 BY 64-BIT TM8SP64KPU 8388608 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES
SMMS689 - AUGUST 1997
POST OFFICE BOX 1443
* HOUSTON, TEXAS 77251-1443
17
PRODUCT PREVIEW
IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK. In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.
Copyright (c) 1998, Texas Instruments Incorporated

▲Up To Search▲

Price & Availability of SMMS689

	To Download SMMS689 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .